Elucidate basic time division time switching method, Computer Engineering

Assignment Help:

With the help of block diagram Elucidate basic time division time switching method.

Basic Time Division Switching:Functional blocks of a memory based time division switching switch is demonstrated in Figure and its equivalent circuit in Figure below. In this organisation, data coming in through the inlets are written in the data memory and later read out to appropriate outlets. The outgoing and incoming data are generally in serial form while the data are written into and read out of the memory in parallel form.  It,  thus,  becomes  necessary  to  perform  parallel-to-serial conversion  and  serial-to-serial conversion  at  the inlets and outlets respectively. For convenience, data-in and data-out parts of the MDR are demonstrated separately for the data memory in Figure although in reality, MDR is a single register. Because there is just one MDR, a gating mechanism is essential to connect the requiredinlet/outlet to MDR. This is done by out-gate and in-gate units.

 

 

2116_micro.png


Related Discussions:- Elucidate basic time division time switching method

Illustrate about the single inheritance, Illustrate about the single inheri...

Illustrate about the single inheritance During inheritance, superclass feature may by override by a subclass defining that feature with the same name. The overriding features (

Digital logic, write a short note on the tri state ttl inverter

write a short note on the tri state ttl inverter

What is blocking probability, What is blocking probability? Blocking ...

What is blocking probability? Blocking Probability: The blocking probability P is described as the probability like all the servers in system are busy. If all the servers ar

Bus master - computer architecture, Bus Master: In  computer system,  ...

Bus Master: In  computer system,  bus  mastering  is  a attribute  supported  by  various  bus  architectures  that  enables  a  device linked to the bus to initiate transacti

Is the address bus unidirectional, The address bus is unidirectional due to...

The address bus is unidirectional due to the address information is always given by the Micro Processor to address a memory location of an input or output devices.

What is the future of hyper threading, Q. What is the Future of Hyper threa...

Q. What is the Future of Hyper threading? Current Pentium 4 based MPUs employ Hyper-threading however next-generation cores, Conroe, Merom and Woodcrest will not. As some have

In 8085 which is called as high order / low order register, Flag is known a...

Flag is known as Low order register & Accumulator is known as High order Register.

Simple assembly programs, Data Transfer Two most fundamental data trans...

Data Transfer Two most fundamental data transfer instructions in 8086 microprocessor are XCHG and MOV. Let's give illustrations of the use of these instructions. Program 1:

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd