Dual-ramp analog to digital converter, Electrical Engineering

Assignment Help:

Q. Dual-ramp analog to digital converter?

Figure (a) shows the block diagram of a dual-ramp (dual-slope) A/D converter. After a start-of-conversion pulse, the counter is cleared and the analog input Vin becomes the input of the ramp generator (integrator). When the output of the ramp generator Vo reaches zero, the counter starts to count. After a fixed amount of time T, as shown in Figure (b), the output of the ramp generator is proportional to the analog input signal. At the end of T, the reference voltage Vref is selected, when the integrator gives out a ramp with a positive slope. As Vo increases, the counter is incremented until Vo reaches the comparator threshold voltage of 0 V, when the counter stops being incremented again. The value of the counter becomes the binary code for the analog voltage Vin, since the number of clock pulses passing through the control logic gate for a time t is proportional to the analog signal Vin. Dual-ramp A/D converters can provide accuracy at low cost, even though the process is slow because a double clock pulse count is an inherent part of the process

942_Dual-ramp analog to digital converter.png


Related Discussions:- Dual-ramp analog to digital converter

Explain the meaning of amplitude modulation, a. Explain the meaning of ampl...

a. Explain the meaning of amplitude modulation? Show that the AM output having two sidebands and the carrier frequency. b. Illustrate that the equivalent parallel impedance of a

Obtain voltage sing the laplace transform method, Obtain v(t) in the circui...

Obtain v(t) in the circuit of Figure by using the Laplace transform method.

logical and with accumulator instruction , ANA  Logical AND with Accumula...

ANA  Logical AND with Accumulator Instruction This  instruction is used to logically AND the accumulator  of any register or memory location  with the  accumulator and the r

Development of PLC- controlled crystallization model, 1.Describe the techno...

1.Describe the technological process of crystallization. 2. Compose the requirements to developed crystallization model.stion..

Osillators.., what ie the use of mutual inductance in a hartley oscillator

what ie the use of mutual inductance in a hartley oscillator

State kirchoff''s current law, State Kirchoff's Current Law Kirchoff's...

State Kirchoff's Current Law Kirchoff's Current Law (KCL) describes at any junction in an electric circuit the total current flowing towards that junction is equivalent to th

What is inter digit time, Q. What is inter digit time? Break time is no...

Q. What is inter digit time? Break time is nominally 61 ms and make time is nominally 39ms. Digits are separated by idle period of 300 ms known as inter digit time. It is vital

Dual trace and dual beam cro, what is difference between dual trace and dua...

what is difference between dual trace and dual beam cro?

Circuit, i need to talk to expert asap.

i need to talk to expert asap.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd