Dual-ramp analog to digital converter, Electrical Engineering

Assignment Help:

Q. Dual-ramp analog to digital converter?

Figure (a) shows the block diagram of a dual-ramp (dual-slope) A/D converter. After a start-of-conversion pulse, the counter is cleared and the analog input Vin becomes the input of the ramp generator (integrator). When the output of the ramp generator Vo reaches zero, the counter starts to count. After a fixed amount of time T, as shown in Figure (b), the output of the ramp generator is proportional to the analog input signal. At the end of T, the reference voltage Vref is selected, when the integrator gives out a ramp with a positive slope. As Vo increases, the counter is incremented until Vo reaches the comparator threshold voltage of 0 V, when the counter stops being incremented again. The value of the counter becomes the binary code for the analog voltage Vin, since the number of clock pulses passing through the control logic gate for a time t is proportional to the analog signal Vin. Dual-ramp A/D converters can provide accuracy at low cost, even though the process is slow because a double clock pulse count is an inherent part of the process

942_Dual-ramp analog to digital converter.png


Related Discussions:- Dual-ramp analog to digital converter

Define serial in - parallel out shift registers, Define Serial In - Paralle...

Define Serial In - Parallel Out Shift Registers? For this type of register data bits are entered serially in the same manner as discussed in the last section and the difference

Develop an electric equivalent network, Q. For the mechanical spring-mass-f...

Q. For the mechanical spring-mass-friction system shown in Figure, the differential equation relating the force F(t) and the velocity u(t) is given by  where M is themass,D

Common emitter configuration, Common emitter configuration: even in co...

Common emitter configuration: even in common emitter configuration current relation is like is same like common bias configuration. For common emitter configuration output cha

Calculate the gross torque developed for a flux, Q. A four-pole, dc seriesm...

Q. A four-pole, dc seriesmotor has a lap-connected, two-layer armature winding with a total of 400 conductors. Calculate the gross torque developed for a flux per pole of 0.02 Wb a

Data rates in pstns, Data rates in PSTNs: A voice channel in a PSTN is ...

Data rates in PSTNs: A voice channel in a PSTN is band limited with a nominal bandwidth of 3.1 kHz. A first-cut estimate of this can be attained from Nyquist's theorem that app

Explain the signals hold and sid, Explain the signals HOLD, READY and SID ...

Explain the signals HOLD, READY and SID HOLD indicates that a peripheral such as DMA controller is requesting the use of address bus, data bus and control bus. READY is used to

Sui subtract immediate i instructions , SUI  Subtract Immediate I Instruct...

SUI  Subtract Immediate I Instructions The 8 bit  data  specified  in the  instruction  is directly  subtracted  from the  contents of  accumulator  and results  of operation

Opimization, I want to know latest optimization technique and algorithm for...

I want to know latest optimization technique and algorithm for modal reduction and pid controller design

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd