Diffrentiate b/w shared memory and distributed memory, Computer Engineering

Assignment Help:

Shared Memory 

Shared Memory refers to memory component of a computer system in which the memory can accessed directly by any of the processors in the system.

Distributed Memory 

Refers to the 'Network based memory' in which there isn't any common address space for several memory modules including the memory system of (networked) system. Normally, a processor or group of processors have a memory module associated with it, not dependent on the memory modules associated with other processors or group of processors.

 


Related Discussions:- Diffrentiate b/w shared memory and distributed memory

Linq file extension, What is the LINQ file extension that interacts with Co...

What is the LINQ file extension that interacts with Code Behind objects. Ans) its .dbml

Illustrate basic strategy used in raid, Q. Illustrate Basic strategy used i...

Q. Illustrate Basic strategy used in RAID? Basic strategy used in RAID is to replace large capacity disk drive with multiple smaller capacity disks. Data on these disks is dist

Define the concept of encapsulation of OOA, Encapsulation of OOA Encap...

Encapsulation of OOA Encapsulation separates the interface of an abstraction from its implementation. By taking the above example i.e. of a car, we can now categorize them as:

How reassembling of ip fragments is advantageous, Reassembling of IP fragme...

Reassembling of IP fragments at the ultimate destination is advantageous. Give reasons. Needing the ultimate destination to reassemble the fragments has two major advantages. F

Determine Boolean identities using Boolean algebra, Prove the following ide...

Prove the following identities   a. A ‾B ‾C‾ + A ‾BC ‾ + AB ‾C ‾ + ABC ‾ = C ‾ b. AB + ABC + A ‾ B + AB ‾C = B + AC Ans. a. LHS = A'B'C' + A'BC' + AB'C' + ABC' =

C-programing, c-program for the minimum total number of shelves

c-program for the minimum total number of shelves

Ending transactions - data phase, Ending transactions: Either side may...

Ending transactions: Either side may request that a burst end after the present data phase. Simple PCI component that do not support multi-word bursts will always request this

Explain time complexity in parallel algorithms, Q. Explain Time Complexity ...

Q. Explain Time Complexity in Parallel algorithms? As it takes place nearly everyone who implement algorithms wish to know how much of an individual resource (for example time

Processor, what is the difference between i5 and i7 processor?

what is the difference between i5 and i7 processor?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd