Diffrence between RISC and CISC architecture, Computer Engineering

Assignment Help:

Q. Diffrence between RISC and CISC architecture?

CISCs provide better support for high-level languages since they include high-level language constructs such as CASE, CALL etc.

Yes CISC architecture attempts to narrow gap between High level and Assembly Level Language; however, this support comes at a cost. Actually the support can be measured as inverse of costs of employing typical HLL constructs on a particular machine. If architect offers a feature which looks same as the HLL construct however runs slowly, or has many options, the compiler writer may omit feature or even HLL programmer may avoid the construct as it is cumbersome andslow. So the comment above doesn't hold.

It is more difficult to write a compiler for a RISC than a CISC.

The studies have revealed that it isn't so because of the following reasons: 

If an instruction can be executed in more ways than one then more cases should be considered. For it compiler writer required to balance speed of compilers to get good code. In CISCs compilers require to analyse potential usage of all available instruction that is time consuming. So it is suggested that there is at least one good way to do something. In RISC there are few choices; for illustration if an operand is in memory it should first be loaded in a register. So RISC needs simple case analysis that means a simple compiler though more machine instructions would be produced in every case.

RISC is tailored for C language and won't work well with other high level languages.However studies of other high level languages revealed that most frequently executed operations in other languages are also same as simple HLL constructs found in C for that RISC has been optimized. Except a HLL changes paradigm of programming we will get comparable result.

The good performance is because of the overlapped register windows; reduced instruction set has nothing to do with it. 

Surely a major part of the speed is because of overlapped register windows of RISC which offer support for function calls. Though please note this register windows is likelybecause of reduction in control unit size from 50 to 6 per cent. Additionally the control is simple in RISC than CISC so further helping simple instructions to execute faster.


Related Discussions:- Diffrence between RISC and CISC architecture

Evaluate fixed execution time, The statement of Gustafson's law can be desc...

The statement of Gustafson's law can be described with the help of an illustration. Let us take a problem, say P, which has to be solved using a parallel computer. Let Ts be the ti

Define polling, Define Polling. A Polling process is used to recognize...

Define Polling. A Polling process is used to recognize the highest priority source by software means. In this process there is one common branch address for all interrupts.

Researching strategy - artificial intelligence, Researching strategy - arti...

Researching strategy - artificial intelligence: If our search and researching strategy and swot of it is surety to find all types of hints such the solutions eventually, then

Generates sequence code, The basic project will have each group generate a ...

The basic project will have each group generate a sequence of 1's and 0's using  the Motorola 688HC11 board to turn ON and then turn OFF the TV set installed in ATRC 306. Each tele

Determine the framed data including a parity bit, Determine the Framed data...

Determine the Framed data including a parity bit   For illustration when even parity is chosen, parity bit is transmitted with a value of 0 if the number of preceding

Applications of generic framework for e-commerce executed, How are applicat...

How are applications of generic framework for e-commerce executed? To execute applications, this is essential to have Supporting Information and Organizational Infrastructure a

Write SOP& POS form of a combinational circuit, A combinational circuit has...

A combinational circuit has 3 inputs A, B, C and output F.  F is true for following input combinations A is False, B is True A is False, C is True A, B, C are

Level of any node of a tree, Level of any node of a tree is :- Its distanc...

Level of any node of a tree is :- Its distance from the root

Java, A string S is said to be "Super ASCII", if it contains the character ...

A string S is said to be "Super ASCII", if it contains the character frequency equal to their ascii values. String will contain only lower case alphabets (''a''-''z'') and the asci

Determine maximum possible time of 4-bit synchronous counter, A 4-bit synch...

A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each.  The maximum possible time required for change of state will be ? Ans. 15 ns since in sy

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd