Diffrence between RISC and CISC architecture, Computer Engineering

Assignment Help:

Q. Diffrence between RISC and CISC architecture?

CISCs provide better support for high-level languages since they include high-level language constructs such as CASE, CALL etc.

Yes CISC architecture attempts to narrow gap between High level and Assembly Level Language; however, this support comes at a cost. Actually the support can be measured as inverse of costs of employing typical HLL constructs on a particular machine. If architect offers a feature which looks same as the HLL construct however runs slowly, or has many options, the compiler writer may omit feature or even HLL programmer may avoid the construct as it is cumbersome andslow. So the comment above doesn't hold.

It is more difficult to write a compiler for a RISC than a CISC.

The studies have revealed that it isn't so because of the following reasons: 

If an instruction can be executed in more ways than one then more cases should be considered. For it compiler writer required to balance speed of compilers to get good code. In CISCs compilers require to analyse potential usage of all available instruction that is time consuming. So it is suggested that there is at least one good way to do something. In RISC there are few choices; for illustration if an operand is in memory it should first be loaded in a register. So RISC needs simple case analysis that means a simple compiler though more machine instructions would be produced in every case.

RISC is tailored for C language and won't work well with other high level languages.However studies of other high level languages revealed that most frequently executed operations in other languages are also same as simple HLL constructs found in C for that RISC has been optimized. Except a HLL changes paradigm of programming we will get comparable result.

The good performance is because of the overlapped register windows; reduced instruction set has nothing to do with it. 

Surely a major part of the speed is because of overlapped register windows of RISC which offer support for function calls. Though please note this register windows is likelybecause of reduction in control unit size from 50 to 6 per cent. Additionally the control is simple in RISC than CISC so further helping simple instructions to execute faster.


Related Discussions:- Diffrence between RISC and CISC architecture

What is the use of object factories, Factory methods that will be used to m...

Factory methods that will be used to make objects just like in a static way.

Two "next screen "attributes, Of the two "next screen "attributes the attri...

Of the two "next screen "attributes the attributes that has more priority is?? Dynamic.

What is binary, Binary is an alternative number system which works very goo...

Binary is an alternative number system which works very good for computers. Humans have ten fingers; that's probably why we use ten digits (0, 1, 2, 3, 4, 5, 6, 7, 8, and 9) in our

What is generalization, What is generalization? Generalization is a rel...

What is generalization? Generalization is a relationship among a class (super class) and one or more variations of the class (sub classes).It arrange classes by similarities an

Define security protocols used for e-commerce applications, Define various ...

Define various security protocols used for e-commerce applications. The e-commerce systems of today are composed of very many components as like: a commerce server, client soft

Explain about interrupt cycle, Q. Explain about Interrupt Cycle? On com...

Q. Explain about Interrupt Cycle? On completion of execute cycle the current instruction execution gets completed. At this point a test is made to conclude whether any enabled

Universal serial bus - computer architecture, Universal Serial Bus - comput...

Universal Serial Bus - computer architecture: USB   Universal Serial Bus   Speed Low-speed(1.5 Mb/s) High-speed(480 Mb/s) Full-speed(12 Mb/s)   De

Explain about control memory organization, Q. Explain about Control Memory ...

Q. Explain about Control Memory Organization? One of the simplest ways to organize control memory is to organize micro-instructions for different sub cycles of machine instruct

Average access time experienced by the processor, Give the formula for the ...

Give the formula for the average access time experienced by the processor in a system with 2 levels of caches. Ans: Formula is for the average access time experienced by the pr

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd