Diffrence between RISC and CISC architecture, Computer Engineering

Assignment Help:

Q. Diffrence between RISC and CISC architecture?

CISCs provide better support for high-level languages since they include high-level language constructs such as CASE, CALL etc.

Yes CISC architecture attempts to narrow gap between High level and Assembly Level Language; however, this support comes at a cost. Actually the support can be measured as inverse of costs of employing typical HLL constructs on a particular machine. If architect offers a feature which looks same as the HLL construct however runs slowly, or has many options, the compiler writer may omit feature or even HLL programmer may avoid the construct as it is cumbersome andslow. So the comment above doesn't hold.

It is more difficult to write a compiler for a RISC than a CISC.

The studies have revealed that it isn't so because of the following reasons: 

If an instruction can be executed in more ways than one then more cases should be considered. For it compiler writer required to balance speed of compilers to get good code. In CISCs compilers require to analyse potential usage of all available instruction that is time consuming. So it is suggested that there is at least one good way to do something. In RISC there are few choices; for illustration if an operand is in memory it should first be loaded in a register. So RISC needs simple case analysis that means a simple compiler though more machine instructions would be produced in every case.

RISC is tailored for C language and won't work well with other high level languages.However studies of other high level languages revealed that most frequently executed operations in other languages are also same as simple HLL constructs found in C for that RISC has been optimized. Except a HLL changes paradigm of programming we will get comparable result.

The good performance is because of the overlapped register windows; reduced instruction set has nothing to do with it. 

Surely a major part of the speed is because of overlapped register windows of RISC which offer support for function calls. Though please note this register windows is likelybecause of reduction in control unit size from 50 to 6 per cent. Additionally the control is simple in RISC than CISC so further helping simple instructions to execute faster.


Related Discussions:- Diffrence between RISC and CISC architecture

Grid computing, Grid Computing means applying the resources of a lot of com...

Grid Computing means applying the resources of a lot of computers in a network simultaneously to a one problem for solving a scientific or a technical problem that needs a large nu

What are the roll and page areas, What are the roll and page areas? Ro...

What are the roll and page areas? Roll and page areas are SAP R/3 buffers used to kept user contexts (process requests).  The SAP dispatcher assigns procedure requests to work

What is the need of interrupt controller, What is the need of interrupt con...

What is the need of interrupt controller?  The interrupt controller is employed to expand the interrupt inputs. It can handle the interrupt requests from several devices and pe

Search methods and heuristics - artificial intelligence, Search Methods and...

Search Methods and Heuristics - Artificial intelligence: Here now we come to the question of how constraint solvers search for solutions -constraint preserving coursework of v

Working on dreamweaver, Write your text, format text, insert picture throug...

Write your text, format text, insert picture through Object window or INSERT -> IMAGE. Insert Menu provides you all features which are available under the Object window. Modify men

Dimensionality of interconnection network, Dimensionality of Interconnectio...

Dimensionality of Interconnection Network Dimensionality signify the arrangement of nodes or processing elements in an interconnection network. In linear network or one dimensi

Design an or to and gates combinational network, Q. Design an OR to AND gat...

Q. Design an OR to AND gates combinational network for the following Boolean expression:   ABCD + A'BC'D + A'BC'D' + A'BCD + (A'B'C'D' + AB'CD) Two terms in parenthesis are Don

What is wmfc, What is WMFC? WMFC if the control signals that causes the...

What is WMFC? WMFC if the control signals that causes the processor's control circuitry to wait for the arrival of the MFC signal.

Where can i find conference information, Georg Thimm handles a webpage that...

Georg Thimm handles a webpage that lets you search for upcoming or past conferences in a range of AI disciplines.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd