Diffrence between RISC and CISC architecture, Computer Engineering

Assignment Help:

Q. Diffrence between RISC and CISC architecture?

CISCs provide better support for high-level languages since they include high-level language constructs such as CASE, CALL etc.

Yes CISC architecture attempts to narrow gap between High level and Assembly Level Language; however, this support comes at a cost. Actually the support can be measured as inverse of costs of employing typical HLL constructs on a particular machine. If architect offers a feature which looks same as the HLL construct however runs slowly, or has many options, the compiler writer may omit feature or even HLL programmer may avoid the construct as it is cumbersome andslow. So the comment above doesn't hold.

It is more difficult to write a compiler for a RISC than a CISC.

The studies have revealed that it isn't so because of the following reasons: 

If an instruction can be executed in more ways than one then more cases should be considered. For it compiler writer required to balance speed of compilers to get good code. In CISCs compilers require to analyse potential usage of all available instruction that is time consuming. So it is suggested that there is at least one good way to do something. In RISC there are few choices; for illustration if an operand is in memory it should first be loaded in a register. So RISC needs simple case analysis that means a simple compiler though more machine instructions would be produced in every case.

RISC is tailored for C language and won't work well with other high level languages.However studies of other high level languages revealed that most frequently executed operations in other languages are also same as simple HLL constructs found in C for that RISC has been optimized. Except a HLL changes paradigm of programming we will get comparable result.

The good performance is because of the overlapped register windows; reduced instruction set has nothing to do with it. 

Surely a major part of the speed is because of overlapped register windows of RISC which offer support for function calls. Though please note this register windows is likelybecause of reduction in control unit size from 50 to 6 per cent. Additionally the control is simple in RISC than CISC so further helping simple instructions to execute faster.


Related Discussions:- Diffrence between RISC and CISC architecture

What are the types of instructions, Q. What are the types of Instructions? ...

Q. What are the types of Instructions? Computer instructions are translation of high level language code to machine level language programs. So from this point of view machine

What is dot pitch of a CRT, Q. What is Dot Pitch of a CRT? Dot Pitch of...

Q. What is Dot Pitch of a CRT? Dot Pitch of a CRT is the distance between phosphor dots of same colour. In Trinitron screens, the term Slot Pitch is used in place of Dot Pitch

What are superscalar processors, What are superscalar processors? Sever...

What are superscalar processors? Several instructions start implementation in the same clock cycle, and the processor is said to use multiple issue. Such processors are capable

Define alphabet and string, Define Alphabet and String? A finite set of...

Define Alphabet and String? A finite set of symbols is termed as alphabet. An alphabet is frequently signified by sigma, yet can be specified any name. B = {0, 1} here B is

Don''t care states, The conflict between too hot and too cold or too slow a...

The conflict between too hot and too cold or too slow and too fast can be resolved using don't care states. Don't care states are used when i) the state of the output is not

Draw the logic circuit of a 3 line to 8 line decoder, What is a decoder? Dr...

What is a decoder? Draw the logic circuit of a 3 line to 8 line decoder and explain its working. Ans. Decoder: it is a combinational logic circuit which converts Binary words

Illustrate design of combinational circuits, The digital circuits that we u...

The digital circuits that we use now-a-days are constructed with NOR or NAND gates in place of AND-OR-NOT gates. NOR & NAND gates are known as Universal Gates as we can realize any

Password, A phonetic password generator picks two segments randomly for eac...

A phonetic password generator picks two segments randomly for each six letter password. form is CVC. what is the total password population? 1> what is the total password population

What is FIFO, What is FIFO? FIFO is used as buffering element or queui...

What is FIFO? FIFO is used as buffering element or queuing element into the system that is by common sense, is needed only while you slow at reading than the write operation.

Smli firewalls are different from the conventional, SMLI firewalls are diff...

SMLI firewalls are different from the conventional The SMLI firewalls are different from the conventional "stand in" proxies in a way that the stand-in proxies are used for th

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd