Diffrence between RISC and CISC architecture, Computer Engineering

Assignment Help:

Q. Diffrence between RISC and CISC architecture?

CISCs provide better support for high-level languages since they include high-level language constructs such as CASE, CALL etc.

Yes CISC architecture attempts to narrow gap between High level and Assembly Level Language; however, this support comes at a cost. Actually the support can be measured as inverse of costs of employing typical HLL constructs on a particular machine. If architect offers a feature which looks same as the HLL construct however runs slowly, or has many options, the compiler writer may omit feature or even HLL programmer may avoid the construct as it is cumbersome andslow. So the comment above doesn't hold.

It is more difficult to write a compiler for a RISC than a CISC.

The studies have revealed that it isn't so because of the following reasons: 

If an instruction can be executed in more ways than one then more cases should be considered. For it compiler writer required to balance speed of compilers to get good code. In CISCs compilers require to analyse potential usage of all available instruction that is time consuming. So it is suggested that there is at least one good way to do something. In RISC there are few choices; for illustration if an operand is in memory it should first be loaded in a register. So RISC needs simple case analysis that means a simple compiler though more machine instructions would be produced in every case.

RISC is tailored for C language and won't work well with other high level languages.However studies of other high level languages revealed that most frequently executed operations in other languages are also same as simple HLL constructs found in C for that RISC has been optimized. Except a HLL changes paradigm of programming we will get comparable result.

The good performance is because of the overlapped register windows; reduced instruction set has nothing to do with it. 

Surely a major part of the speed is because of overlapped register windows of RISC which offer support for function calls. Though please note this register windows is likelybecause of reduction in control unit size from 50 to 6 per cent. Additionally the control is simple in RISC than CISC so further helping simple instructions to execute faster.


Related Discussions:- Diffrence between RISC and CISC architecture

Produce an analysis model of the proposed system, Question: Read the fo...

Question: Read the following case study and answer the questions based on it. The local airline company needs to develop a system for controlling air traffic at the airport

Associative array processing, Associative Array Processing Consider tha...

Associative Array Processing Consider that a list of record or a table is stored in the memory and you want to search some information in that list. For example, the list havin

Write a program which collects in data samples, Write a program which colle...

Write a program which collects in data samples from a port at 1 ms interval. The upper 4 bits collected data same as mastered and stored in an array in successive locations. ; R

Explain the process of theory driven discovery, Question 1 Explain brie...

Question 1 Explain briefly the process of matching production rules against working memory 2 Explain Simplification, Conjunction and Transportation in propositional logic by

Differentiate between rom test and the ram test, Probelm : a) What is t...

Probelm : a) What is the purpose of "Jumps" in the 8051 Microcontroller? Describe three types of "Jumps". b) What is the purpose of a "call"? c) Differentiate between ROM

Where does the cpu enhanced mode originate , Intel's 8086 was the first 32-...

Intel's 8086 was the first 32-bit processor, and as the company had to backward-support the 8086. All the modern Intel-based processors will run in the Enhanced mode, capable of sw

Object oriented systems analysis and design, Analysis and design form the b...

Analysis and design form the basis on any significant software artifact. Analysis is critical in terms of making sure that the final artifact actually meets user requirements (ie b

Explain about the network level in detail, Explain about the network level ...

Explain about the network level in detail. Network Level Firewall/Packet Filters: At the Network level firewalls operate upon the mechanism of filtering individual IP pa

Explain the properties of hypercube, Q. Explain the properties of Hypercube...

Q. Explain the properties of Hypercube? Properties of Hypercube: Hypercube is both edge and node symmetric. The labels of any two neighbouring nodes vary in exactl

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd