Determine the logic gate having input 0 and output 1, Computer Engineering

Assignment Help:

The output of a logic gate is 1 when all its inputs are at logic 0. The gate is either ?

Ans. When all inputs of logic gate at logic 0 and output is 0. The gate is either a NOR or an EX-NOR. The truth tables for both NOR and EX-NOR Gates are demonstrated in fig.(a) and (b).

Input

A     B

Output

Y

0      0

1

0      1

0

1      0

0

1      1

0

Fig.(a) Truth Table for NOR Gate

555_Determine the logic gate.png

  Fig.(b) Truth Table for EX-NOR Gate


Related Discussions:- Determine the logic gate having input 0 and output 1

What is the future in mq if i have 2+exp, It speeds execution of distribute...

It speeds execution of distributed applications. It runs on dissimilar platforms. It time independent. No loss for msg delivery i.e. guarantee delivery.

Computer graphics, what isAdvantages of scan line algorithm, Computer Graph...

what isAdvantages of scan line algorithm, Computer Graphics?

What do you mean by rad, a. What are the activities included during the pro...

a. What are the activities included during the process of developing a formal specification of a sub-system interface? b. Explain the Pair Programming? What are the benefits of

Explain auto increment and auto decrement mode, Explain Auto increment and ...

Explain Auto increment and Auto decrement mode  The register is incremented or decremented after (or before) its value is used to access memory.  The address stored in the regi

Explain the action of an interrupt processing routine, Explain the action o...

Explain the action of an interrupt processing routine? Action of an interrupt processing routine is as follows : 1. Save contents of registers of CPU. This action is not e

Explain the concept of top-down design for a program, Explain the concept o...

Explain the concept of top-down design for a program. Top down Design: A top-down approach is fundamentally breaking down a system to gain insight into its compositional s

Discuss about constrained-random verification methodology, Discuss about Co...

Discuss about Constrained-Random Verification Methodology Advent  of  constrained-random  verification  gives  verification  engineers  an  effective  method  to achieve covera

What is glitch and what are causes of it, What is glitch? What causes this ...

What is glitch? What causes this (describe with waveform)? How to overcome this? The gated clock‘s corresponding timing diagram demonstrates that it implementation can lead to

Explain about indirect addressing, Q. Explain about Indirect Addressing? ...

Q. Explain about Indirect Addressing? In this technique the operand field of instruction specifies the address of address of intended operand for example if instruction LOAD

Implement or, Q. Write a program to implement OR, NOR, AND and NAND gates ...

Q. Write a program to implement OR, NOR, AND and NAND gates using and without using Bit wise operator. The menu should be as follows: I. Using Bit Wise operator II. Withou

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd