Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
The output of a logic gate is 1 when all its inputs are at logic 0. The gate is either ?
Ans. When all inputs of logic gate at logic 0 and output is 0. The gate is either a NOR or an EX-NOR. The truth tables for both NOR and EX-NOR Gates are demonstrated in fig.(a) and (b).
Input
A B
Output
Y
0 0
1
0 1
0
1 0
1 1
Fig.(a) Truth Table for NOR Gate
Fig.(b) Truth Table for EX-NOR Gate
Std Global within the project. Class Global throughout the all project only thing is we require to set the type lib. Class Modules can be Instantiated.
Describe about the Layered computer design Introduction Layered computer design focuses on computer design. It uses top-down, layered approach to design and also to improve
Define addressing modes. The dissimilar ways in which the location of an operand is specified in an instruction are referred to as addressing modes.
Q. Programming with loops and comparisons? This segment deals with more practical illustrations employing comparison, loops and shift instructions. Simple Program Loops
Distinguish between enhancement mode and depletion mode metal oxide semiconductor field effect transistors giving their characteristics. Ans. Enhancement mode and depleti
If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is ? Ans. The final output of the three T-flip-flops in cascade is 12.5 H
What is a system call? A system call is a request made through any program to the operating system for performing tasks, picked by a predefined set, that the said
Explain the different types of buses with neat diagram. When a word of data is transferred among units, all the bits are transferred in parallel over a set of lines known as bu
Q. Graphic symbol of S-R flip-flop? R-S Flip flop - Graphic symbol of S-R flip-flop is displayed in Fig below. It has 3 inputs S (set), R (reset) and C (for clock). Q(t+1) is
The do while Loop This is very similar to the while loop except that the test occurs at the end of the loop body. This guarantees that the loop is executed at least once before
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd