Describe 74ls139 memory decoder, Electrical Engineering

Assignment Help:

Describe 74LS139 memory decoder.

The 74LS139 is a dual 2-to-4 line decoder. This contains two separate 2-to-4 line decoders - all with its address, output and enable connections.

2243_74LS139 memory decoder.png

The Pin-out of the 74LS139


Related Discussions:- Describe 74ls139 memory decoder

Project, Design a DC motor control system to run the 48V DC motor at 40rpm ...

Design a DC motor control system to run the 48V DC motor at 40rpm up to max load of the motor. You are responsible for designing the control of a 24V supply along with the speed s

Describe transistor stability parameters, Q. Describe transistor stability ...

Q. Describe transistor stability parameters The two parameters are · The stability factor ,K · Stability measure,ß1 These parameters determine the transistor stability

MATLAB support for fault analysis in transmission lines, The devices in pow...

The devices in power system shown in Figure 2 have the following ratings: G1 : 100 MVA, 13.8 kV grounded Y, X” = 0.15 pu, X2 = 0.015 pu Xo = 0.05 pu G2 : 50 MVA, 20.0 kV grounded

What is a coprocessor, What is a coprocessor? It is a specially designe...

What is a coprocessor? It is a specially designed microprocessor which take care of mathematical calculations including integer and floating point data .it is intended to work

Armature winding, draw a developed single simplex wave winding havig 17 num...

draw a developed single simplex wave winding havig 17 number of coils and 4 number of poles

Digital control system, block diagram of digital control system and explain...

block diagram of digital control system and explain each block

List the operation modes of 8255, List the operation modes of 8255 a) ...

List the operation modes of 8255 a) I.O Mode i. Mode 0-Simple Input/Output. ii. Mode 1-Strobed Input/Output (Handshake mode) iii. Mode 2-Strobed bidirectional mode

How transistor will be used as an amplifier, (a) How transistor will be use...

(a) How transistor will be used as an amplifier? (b) Give relation between α and β? (c) Show the biasing arrangement for the PNP transistor in common base configuration, so t

What is the probability that a call will be blocked, A three stage switchin...

A three stage switching structure is to accommodate N = 128 input and 128 output terminals. For 16 first stage and 16 last stage, verify the number of cross points for nonblocking.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd