Define the Pulse-Triggered (Master-Slave) Flip-flops?

The term pulse-triggered signify that data are entered into the flip-flop on the rising edge of the clock pulse, though the output does not reflect the input state until the falling edge of the clock pulse. As this type of flip-flops are sensitive to any change of the input levels during the clock pulse is still HIGH, the inputs should set up prior to the clock pulse's rising edge and must not be changed before the falling edge. Or else, ambiguous results will happen.