Define the arithmetic micro-operations, Computer Engineering

Assignment Help:

Q. Define the Arithmetic Micro-operations?

These micro-operations execute simple arithmetic operations on numeric data stored in registers. The fundamental arithmetic micro-operations are subtraction, addition, decrement, increment and shift. 

Addition micro-operation is expressed as:

      R3 ← R1 +R2 

It means that contents of register R1 are added to contents of register R2 and sum is transferred to register R3. This operation needs three registers to hold data along with Binary Adder circuit in the ALU. Binary adder is a digital circuitthat produces the arithmetic sum of two binary numbers of any lengths and is constructed with full-adder circuits associated in cascade. An n-bit binary adder needs n full-adders. Add micro-operation in accumulator machine can be performed as:

AC ← AC + DR

Subtraction is most frequently implemented in machines through complement and adds operations. It is specified as:

        R3 ← R1 - R2  

        R3 ← R1 + (2's complement of R2)

        R3 ← R1 + (1's complement of R2 + 1)

        R3 ← R1 + R2 + 1 (The bar on top of R2 implies 1's complement of R2 that is bitwise complement)    

Adding 1 to 1's complement generates the 2's complement. Adding contents of R1 to the 2's complement of R2 is equal to subtracting contents of R2 from R1 and storing the result in R3.

The increment micro-operation adds one to a number in a register. This operation is expressed as:

                 R1 ← R1 + 1

This can be implemented in hardware by employing a binary-up counter.  

The decrement micro-operation subtracts one from a number in a register. This operation is expressed as:

                 R1 ← R1 - 1 

This can be implemented by binary-down counter.


Related Discussions:- Define the arithmetic micro-operations

Bit pair recoding and 2’s complement, Explain bit pair recoding with an exa...

Explain bit pair recoding with an example? Ans: Bit pair recoding halves the maximum number of summands. Group the Booth-recoded multiplier bits in pairs and see the following

Define the internal users of system, Q. Define the Internal Users of system...

Q. Define the Internal Users of system? Internal Users are employees of business for that an information system is built. Illustration are clerical and service staff, technic

Explain vehicle tracking system, Case Study - A taxi company has 200 taxies...

Case Study - A taxi company has 200 taxies. The company provides its services to all the nine districts in Mauritius, about 20 taxies per district. A taxi is normally attached to

Dic, draw 4 bit binary to gray code

draw 4 bit binary to gray code

Single program multiple data, SPMD is actually a "high level" programming m...

SPMD is actually a "high level" programming model that can be built upon any combination of the previously mentioned parallel programming models. A single program is executed by al

Define physical context, Question : Context aware mobile web applicatio...

Question : Context aware mobile web applications are the important to achieve ubiquity, device independence and personalization. The context provides detailed information about

Illustrate the cache memory operation, Q. Illustrate the Cache Memory Opera...

Q. Illustrate the Cache Memory Operation? It comprises a copy of a part of main memory contents. When a program is running and CPU tries to read a word of memory (instruction o

Researching strategy - artificial intelligence, Researching strategy - arti...

Researching strategy - artificial intelligence: If our search and researching strategy and swot of it is surety to find all types of hints such the solutions eventually, then

What is the efficient data structure used in rdbms, In RDBMS, what is the e...

In RDBMS, what is the efficient data structure used in the internal storage representation? B+ tree. Because in B+ tree, all the data is kept only in leaf nodes, that makes sea

Fully parallel associative processor (fpap), Fully Parallel Associative Pro...

Fully Parallel Associative Processor (FPAP):  This processor accepts the bit parallel memory organisation. FPAP has two type of this associative processor named as: Word Org

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd