Define stack segment, Computer Engineering

Assignment Help:

Q. Define Stack segment ?

8086 Microprocessor supports Word stack. Stack segment parameters tell the assembler to alert linker that this segment statement states the program stack area.

A program should have a stack area in that computer is continuously carrying on numerous background operations which are completely transparent, even to an assembly language programmer, for illustration a real time clock. Every 55 milliseconds real time clock interrupts.  Every 55 ms CPU is interrupted. CPU records state of its registers and then goes about updating the system clock. When it finishes servicing system clock it has to restore registers and go back to doing whatever it was doing when interruption took place.  All such information gets recorded in stack. If your program has not any stack and if real time clock were to pulse whereas the CPU is running your program there will be no way for CPU to find the way back to your program when it was through updating the clock. 0400H byte is default size of allocation of stack. Please consider if you haven't specified stack segment it is automatically created.


Related Discussions:- Define stack segment

What is said to be side effect, What is said to be side effect? When a ...

What is said to be side effect? When a location other than one explicitly named in an instruction as a destination operand is affected, the instruction is said to have a side e

Boolean algebra, Prove the following Boolean identities using the laws of B...

Prove the following Boolean identities using the laws of Boolean algebra (A + B)(A  + C) = A + BC Ans. (A+B)(A+C)=A+BC LHS AA+AC+AB+BC=A+AC+AB+BC OR  A((C+1)+A(B+1))+BC

Name the concepts of object oriented, Name the concepts of Object oriented ...

Name the concepts of Object oriented There are various concepts of object oriented analysis Abstraction, Encapsulation, Identity, Modularity, Hierarchy, Typin

What is hit and hit rate , What is hit? A successful access to data in ...

What is hit? A successful access to data in cache memory is known as hit. Normal 0 false false false EN-IN X-NONE X-NONE

For which class address 192.5.48.3 belogs, Address 192.5.48.3 belongs to? ...

Address 192.5.48.3 belongs to? Address 192.5.48.3 belongs to class C.

Asynchronous and Synchronous types of serial communication, Differentiate b...

Differentiate between asynchronous and synchronous types of serial communication. Serial data communication uses two fundamental types, asynchronous andsynchronous. With synchr

Node at the highest level in the structure, Node at the highest level in th...

Node at the highest level in the structure is known as?? Root.

Explain the architecture of ss7, Explain the architecture of SS7 . A ...

Explain the architecture of SS7 . A block schematic diagram of the CCITT no. 7 signaling system is demonstrated in figure. Signal messages are passed by the central proces

Where arq is transmitted, ARQ is transmitted in the event of: (A)  Los...

ARQ is transmitted in the event of: (A)  Loss of signal                          (B) Error in received data (C)  Improve reliability                  (D) During time out

Explain about communication displays and matrix, Q. What is communication D...

Q. What is communication Displays and Matrix? Communication Displays Communication displays offer support in concluding frequency of communication whether congestion in me

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd