Create a time diagram - conveyer, Electrical Engineering

Assignment Help:

When the PLC is in the RUN mode it will switch ON the conveyer so it will run continuously.

This project is divided into four outcomes:

(a)    Detect block on entry, close first arm, check that arm is in the driven position by checking GateOneArmPE status, ie is active. Block is validated by GateOnePE pulsing active as the block passes the PE. Block will be directed down shoot 1, as there is no PE to detect that block has gone down the shoot, a timer must be used to release GateOne arm. Use GateOnePE to trigger the timer.

(b)   Repeat the process for each gate and link them together so that the gate cycle swaps from one shoot to the next for each new block.

(c)    In the case of two blocks arriving together, ie EntryPE going active again before a cycle is completed, open all gates and allow the block to be rejected down shoot four, cycle is not incremented and all latched PE bits reset by blocks passing the GateFourPE.

(d)   TWO Error outputs:

(i)   If any gate arm when driven is not validated by its arm PE, ( no air supply) operate the alarm output by pulsing at a one second rate. Alarm is cleared by the block passing the GateFourPE.

(ii)   If two blocks are placed on the conveyer, alarm output is solid ON and is cleared when GateFourPE detects both blocks.

Your task is :

1.      To create a flowchart which is going to match your code, and

2.      To make a time diagram (cycle time or operation time), and

3.      To generate code which is going to be used in UNITY PRO XL software  to run the Conveyer by using 2 different languages, on ( M340 schneider PLC), such as :

FBD( function block diagram)

ST(structured text)

LD(Ladder logic )

SFC ( sequential function chart )


Related Discussions:- Create a time diagram - conveyer

Biasing, Biasing: Bipolar transistor amplifiers have to be properly bi...

Biasing: Bipolar transistor amplifiers have to be properly biased to operate properly. In circuits made up with individual devices (discrete circuits), biasing networks contai

Draw and explain the r-2r ladder dac, Question 01 Convert the following bi...

Question 01 Convert the following binary numbers to its specified number system 111.101 (2) to octal 10111 (2) to decimal 0.1010 (2) to hexadecimal 1011.11 (2)

Determine the line current-total apparent power, A balanced three phase, fo...

A balanced three phase, four wire, WYE connect load consisting of per phase resistenance of A ohms and inductive reactance of D ohms/phase is connected to a B000 V three phase sour

Briefly discuss about cascaded amplifier, Q. Briefly discuss about ‘Cascade...

Q. Briefly discuss about ‘Cascaded Amplifier' using a diagram? Amplifiers are cascaded when the output of the first is the input to the second. The combined gain is whe

Amperes circuital law, Amperes Circuital Law The    observation    tha...

Amperes Circuital Law The    observation    that    magnetic    field strength varied with distance from the wire led to the following statement: 'If  the  magnetic  field

Representation of negative number, Representation of Negative Number: ...

Representation of Negative Number: As  mentioned  in chapter 1 in 8085  negative  numbers are represented in 2 complement  form  and subtraction is  performed  using 2  comple

Stack pointer, stack Pointer (SP) It is also a 16 bit  register and a  ...

stack Pointer (SP) It is also a 16 bit  register and a  memory  pointer similar to  program counter. It holds  the memory  address of the  top of the stack. Stack is a  part of

Society in engineering, cite a specific example in which the engineer must ...

cite a specific example in which the engineer must provide maximum efficiency for a given cost.

Effective negative voltage, Effective negative voltage: Effect negati...

Effective negative voltage: Effect negative voltage of get, when depend upon Pitch of voltage: the level of that results in id =0 ma is defined by eggs =vp with vp

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd