Computer architecture basics, Computer Engineering

Assignment Help:

Computer Architecture Basics:

Some of computer architecture at companies such like AMD and Intel uses more fine distinctions:

  • Macro architecture- this is an architectural layer that are more abstract than micro architecture, for example. ISA
  • ISA (Instruction Set Architecture) -it's already defined above
  • Assembly ISA - it is a smart assembler can convert an abstract assembly language common to a group of machines into slightly different machine language for different implementations
  • Programmer Visible Macro architecture- it is higher level language tools like as compilers may define a consistent interface or contract to programmers by using them, abstracting differences between UISA ,underlying ISA, , and micro architectures for example. The C, C++, or Java standards describe different Programmer Visible Macro architecture - even though in practice the C micro architecture for a specific computer includes
  • UISA (Microcode Instruction Set Architecture) -it is a family of machines having different hardware level micro architectures may share a common microcode architecture, and therefore a UISA.
  • Pin Architecture -it is a set of functions that a microprocessor is likely to provide, from the point of view of a hardware platform For example. FERR/IGNNE ,the x86 A20M, or FLUSH pins, and the messages that the processor is likely to produce after completing a cache invalidation so that external caches can be invalidated. Pin architecture functions are more supple than ISA functions - external hardware may adapt to changing encodings, or changing from a pin to a message - but the functions are expected to be provided in successive implementations even if the way of encoding them changes.

 

 


Related Discussions:- Computer architecture basics

Find max conversion time of 6-bit dual slope A/D converter, A 6-bit Dual Sl...

A 6-bit Dual Slope A/D converter uses a reference of -6V and a 1 MHz clock. It uses a fixed count of 40 (101000). Find Maximum Conversion Time.         Ans. The time T 1 specifie

Determine grade of service is given worse service or not, The larger the Gr...

The larger the Grade of Service, the worse is the service given, it is true or false. Ans: It is true that larger the Grade of Service, the worse service is provided.

What is instruction cycle, What is Instruction Cycle A program residing...

What is Instruction Cycle A program residing in the memory unit of the computer having of a sequence of instructions.  The program is implemented in the computer by going throu

Show the main drawback of cav disk, Q. Show the main drawback of CAV disk? ...

Q. Show the main drawback of CAV disk? The main drawback of CAV disk is that a lot of storage space is wasted because longer outer tracks are storing data only equal to the sho

Role of world wide web in the field of e-commerce, Explain the role of Worl...

Explain the role of World Wide Web in the field of e-commerce.  In the 1990s, the arrival of the World Wide Web on the Internet had shown a turning point in e-commerce by givin

Software engineering, what is modular system ? list important properties of...

what is modular system ? list important properties of modular system

C++, Byteland county is very famous for luminous jewels. Luminous jewels ar...

Byteland county is very famous for luminous jewels. Luminous jewels are used in making beautiful necklaces. A necklace consists of various luminous jewels of particular colour. Nec

Explain turing reducibility, Explain Turing reducibility?  Exponential ...

Explain Turing reducibility?  Exponential time algorithms typically happens when we solve by searching by a space of solutions known as brute -force search

What is internet routing hierarchy, Q. What is Internet Routing Hierarchy? ...

Q. What is Internet Routing Hierarchy? So how do packets find their way across Internet? Does every computer connected to Internet know where other computers are? Do packets ba

Explain loop level of parallel processing, Loop Level At this stage, fo...

Loop Level At this stage, following loop iterations are candidates for parallel execution. Though, data dependencies among subsequent iterations can restrict parallel execution

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd