Basic working of star topology, Electrical Engineering

Assignment Help:

Q. Basic working of Star Topology?

In Star topology, all user nodes are connected to central node point that interconnects all individual users links and nodes. Data flows from one node, through star centre to desired receiving node. Central node is like a large switch which routes the data from the input line to the output line. Advanced central nodes can have multiple switching paths, so many paths exist at the same time. This topology is used in a telephone system central office. Addition of a new user node requires running just a single link from the star centre to user without disturbing any other node.


Related Discussions:- Basic working of star topology

Drawing, #question what are the types of lines used there and their applica...

#question what are the types of lines used there and their application ..

Explain commercial adcs and dacs, Explain Commercial ADCs and DACs? Ana...

Explain Commercial ADCs and DACs? Analog interface chips (AICs), like those in the Texas Instruments TLC32040 series, consist of all type of the analog components that explaine

Semiconductor, What is the similarities between a vacuum diode and a triode...

What is the similarities between a vacuum diode and a triode?

Name the flag bits available in 8085 microprocessors, Name  the flag bits a...

Name  the flag bits available in 8085 microprocessors. The 8085 microprocessor has five flags to show  five different  types  of data conditions .they are zero(Z),carry(CY),Sig

Circuit, i need to talk to expert asap.

i need to talk to expert asap.

Explain assume assembler directive, Explain the ASSUME assembler dire...

Explain the ASSUME assembler directive with example ASSUME: It will be used to map the segment register names along with memory addresses. The Syntax is as g

What are advantages of segmentation, What are advantages of segmentation...

What are advantages of segmentation ? However because the segment register is 16 bit broad and the memory requires 20 bits for an address the 8086 appends 4 bits segment reg

Explain shockly''s equation and its significance, Q. Explain shockly's equa...

Q. Explain shockly's equation and its significance in plotting the transfer characteristics ? The linear relationship does not exists in the output of the JFET, the relationshi

Objective of long-term plans for technical loss reduction, Objective of Lon...

Objective of Long-Term Plans for Technical Loss Reduction The primary objectives of strengthening and improvement of sub-transmission and distribution system in the long-term

Diode transistor logic gate, A circuit realization of a NAND gate will now ...

A circuit realization of a NAND gate will now be developed. By connecting NAND gates together in various ways, one can synthesize other gates and flip-flops. Thus in principle, a s

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd