Basic logic gates, Computer Engineering

Assignment Help:

Basic logic gates

Introduce the basic logic gates in terms of

a) their function,

b) their circuit symbol,

c) their truth table and

d) their equivalent in Boolean algebra (a mathematical method based on human reasoning which will be explained later).

 

The NOT gate or inverter.

The NOT gate is the simplest of all logic circuits. It has just one input and one output. If the input is a logic level 1 then the output is a logic level 0. Similarly if the input is 0 then the output is 1 so that the output is the inverse of the input. The circuit symbol is

1351_NOT gate or inverter.png

The truth table for a NOT gate is

A

X

0

1

1

0

The Boolean algebra equivalent is 

X-> ‾A

 

The OR gate.

The output of an OR gate is at logic level 1 when any of the inputs are high otherwise it is at logic level 0. There may be any number of inputs. The circuit symbol for a three input OR gate is

1307_OR gate.png

 

The Boolean algebra equivalent is

X = A + B + C

 

The truth table of a three input OR gate is

A

B

C

X

0

0

0

0

0

0

1

1

0

1

0

1

0

1

1

1

1

0

0

1

1

0

1

1

1

1

0

1

1

1

1

1

 

The AND gate.

The output of an AND gate is only high when all of the inputs are high, otherwise the output is low. There may be any number of inputs just like the OR gate. The circuit symbol for a three input AND gate is

 

1422_AND gate.png

 

 

The truth table for a three input AND gate is

A

B

C

X

0

0

0

0

0

0

1

0

0

1

0

0

0

1

1

0

1

0

0

0

1

0

1

0

1

1

0

0

1

1

1

1

 

The Boolean algebra equivalent is

X = A.B.C

 


Related Discussions:- Basic logic gates

Goals and design principles, This is an applied unit that shows you how to ...

This is an applied unit that shows you how to assess interactive products against a selection of usability and user experience goals. It also introduces a selection of design princ

Explain executing request using message-passing architecture, Explain the E...

Explain the Executing Requests Using a Message-Passing Architecture Executing requests using a message-passing architecture requires good fundamental client-server programming

Advantages of specifying parameter assignment using defparam, State The adv...

State The advantages of specifying parameter assignments using defparam are: - This method always has precedence over specifying parameters at the instance of instantiation.

Is tcp connection-oriented?, Q. Is tcp Connection-oriented? TCP is conn...

Q. Is tcp Connection-oriented? TCP is connection-oriented. This means a connection is established between source and destination machines before any data is sent it implies tha

Define e-commerce, Define e-commerce? The term 'electronic commerce' ha...

Define e-commerce? The term 'electronic commerce' has develop from electronic shopping, to imply all aspects of business and market processes enabled by the Internet and World

What are different queues used, 1.Local queue -is a actual queue 2.Clus...

1.Local queue -is a actual queue 2.Cluster queue -is a local queue that is called as throughout a cluster of queue managers 3. Remote queue -structure explaining a queue

Give solution for readers-writers problem, Give a solution for readers-writ...

Give a solution for readers-writers problem using conditional critical regions. Solution for readers-writers problem using conditional critical regions: Conditional critical

Show select tag and pull down lists, The next type of input is a Pull Down ...

The next type of input is a Pull Down List. With this type you have to employ in place of and it also has a closing tag. This control is used when we have a

Explain the meaning of accept socket primitive, Explain the meaning of A...

Explain the meaning of ACCEPT socket primitive. The Accept Primitive: A server which uses connection-oriented transport should call procedure accepts to accept

Direct mapped strategy, Determine the layout of the specified cache for a C...

Determine the layout of the specified cache for a CPU that can address 1G x 32  of memory.  show the layout of the bits per cache location and the total number of locations.  a)

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd