sorting circuit along with odd-even merging circuit, Computer Networking

Assignment Help:

As we previously know, the merge sort algorithm needs two circuits, i.e. one for merging and second for sorting the sequences. Thus, the sorting circuit has been derived from the above-discussed merging circuit. The useful steps followed by the circuit are given below:

i) The given input series of length n is separated into two sub-sequences of length n/2 each.

ii) The two sub series are recursively sorted.

iii) The two sorted sub series are merged (n/2,n/2) using a merging circuit in order to finally get the sorted series of length n.

Now, let us take an instance for sorting the n numbers say 4,2,10,12 8,7,6,9. The circuit of sorting + merging given series is illustrated in Figure.

Analysis of Merge Sort

i)          The width of the sorting + merging circuit is equivalent to the maximum number of devices needs in a stage is O (n/2). As in the above figure the maximum number of devices for a given stage is 4 which is n/2or8/2.

ii)      The circuit has two sorting circuits for sorting series of length n/2 and after that one merging circuit for merging of the two sorted sub series (see stage 4th in the above figure). Let the functions Tm and Ts denote the time complexity of merging and sorting in terms of its depth.

The Ts can be calculated as follows: Ts (n) =Ts (n/2) + Tm (n/2) Ts (n) =Ts (n/2) + log (n/2),

Thus, Ts (n) is equal to O(log2 n).

640_Sorting + Merging Circuit.png

                                                                   Sorting + Merging Circuit


Related Discussions:- sorting circuit along with odd-even merging circuit

Dns tunneling – domain name server, DNS Tunneling – Domain Name Server ...

DNS Tunneling – Domain Name Server "If, on one system, it is possible to transmit bits to another in any form, and in turn receive a reply as a result of that transmission, th

Illustrate error detection-simple parity check, Q. Illustrate Error Detecti...

Q. Illustrate Error Detection-Simple Parity Check? Error Detection-Simple Parity Check A redundant bit called as Parity Bit? is added to every data unit. Even Pa

Status of the frame relay virtual circuit, Recognize the command to show th...

Recognize the command to show the status of the Frame Relay virtual circuit Ans) Router# show frame-relay pvc

Original classes of ip addresses, The original IP address procedure divides...

The original IP address procedure divides host addresses into three base classes. The class of an address calculates the boundary between the network suffix and prefix. The origina

The world wide web http, The World  Wide Web HTTP The Hyper text Tran...

The World  Wide Web HTTP The Hyper text Transfer Protocols( HTTP) is a protocols  used mainly to  access data on the world  wide  web. HTTP functions as a carbonation of FTP(

Program to load the router with the supplied scripts-ccna, Load the Router ...

Load the Router with the Supplied Scripts Enable ! config term ! hostname Router1 ! enable secret class ! no ip domain-lookup !  interface FastEth

Security and reciprocity of RSA, Q. Security and Reciprocity of RSA? S...

Q. Security and Reciprocity of RSA? Security and Reciprocity of RSA - Kp and N are issued publicly. - Ks is kept secret. - Since the snooper does not know p and

State sonet frame, SONET Frame Can be viewed as a matrix of nine rows ...

SONET Frame Can be viewed as a matrix of nine rows of 90 octets every for a total of 810 octets.  A few used for control they aren't positioned at the beginning or end of the

Hybrid of client server and p2p architecture, Hybrid  of Client Server and...

Hybrid  of Client Server and P2P Architecture Both of  the architecture  are  commonly used  architecture. However  many  applications  are organized as by brides of the  clie

Delay, It is a basic quantitative property of networks. Delay is a calculat...

It is a basic quantitative property of networks. Delay is a calculate how long it takes for a bit of data to cross across the network from one end to the other. It is calculated in

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd