Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Design an 8 GB memory subsystem for a desktop PC system employing DDR3 SDRAM chips on a standard DIMM with ECC and 72 data lines (for data and ECC). The SDRAM chips use a 1KB page size, 8 banks, and tRCD = CL. The DIMMs employed are 4GB PC3-19200 with timing (10-12-12-31) a) How many SDRAMs are on the DIMM if 512M x 8 SDRAMs are used? b) How many ranks would there be per DIMM? c) How many ranks are there in the memory system? d) What would be the impact of using 256M x 16 SDRAMs on the memory organization? Are there any disadvantages? e) What is the maximum bandwidth of one DIMM? f) How much time (in ns) is required from the presentation of the activate command until the end of the cycle during which the last bytes of data are transferred? Assume the bank is precharged. g) Assuming we could always arrange it so that the bytes we want from memory are among the first 8 bytes of the burst, how much faster on average can we expect to get the data? Assume that the memory controller implements a closed-page policy, pre-charging after each access to a bank. Give your answer as a percentage improvement over not using this technique.
h) What is the ratio of the amount of time it will take to complete a read from a location requiring a bank activate command (page empty) versus a read from a location in an already open page (page hit)? i) Assume a scenario in which the memory controller implements an open page policy. If a long sequence of memory references results in all page misses, what bandwidth can we expect? j) How does the result in (i) above compare with the maximum theoretical maximum bandwidth of the PC3-19200 DIMM?
design a system comprising a pulley actuated by a stepper motor to lift objects of maximum mass of 1kg. No gear box is required. A 48 VDC power source is available. Select a pulley (specify the diameter) and a stepper motor.
What does the following code do. class MyListener implements ActionListener public void actionPerformed (ActionEvent e) MyListener listener = new MyListener Timer t = new Timer(interval, listener)
A hydrogen sample is at equilibrium in a 1.5 Tesla magnetic field. A constant B1 field of 1.17x10-4 Tesla is applied along the +x'-axis for 50 microseconds. What is the direction of the net magnetization vector after the B1 field is turned off
ELF communication signals ( f
1. What is the purpose of core in hollow solder wire 2. What is tinning, and why is it important 3. Why is safety so important when soldering 4. Why has lead-free solder replaced lead-based solder Be sure to properly cite any sources of information.
Design a circuit with minimum number of gates for a binary multiplier that multiplies two unsigned four-bit numbers, Using Inverters, AND, OR gates and Full Adders.
A continuos-time system is given as a differential equation: y''(t)+2y'(t)+3y(t)=x'(t)+x(t-2) a. Compute the Transfer function H(s) of the system. b. Compute the Impulse Response h(t). c. Compute the Step Response g(t).
A separately excited DC motor runs at1500 rpm under no load with 200 V applied to the armature.The field voltage is maintain at its rated value. The speed of the motor, when it delivers a torque of 5 Nm ,is 1400 rpm.
A generator (which may be represented by an emf in series with an inductive reactance) is rated 500MVA, 22kV. Its Y-connected windings have a reactance of 1.1 p.u. Find the ohmic value of the reactance of the windings.
The source has an abc-phase sequence. At the wye-connected load, the phase-a voltage Va'n' has phase angle (theta)a'n' = 60 degrees and the phase impedance is (10 + j15) ohms. Further, the line impedance per phase is (1.1+ j1.5) ohms
A binary waveform of 53000 bits/sec is converted into an 8192 level waveform that is passed through a channel with a raised cosine-rolloff filter characteristic. The channel has a conditioned (equalized) phase response out to 4.0 kHz.
A majority logic function is a Boolean function that is equal to 1 if the majority of the variables are 1. the function is 0 otherwise. write an HDL user-defined primitive for a 3-bit majority function.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd