Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
A CMOS output driver circuit on an IC is connected to an external transmission line. The NMOS and PMOS transistors have gate oxide thickness d = 2.0 nm and channel length L = 0.25 mum. The power rail is VDO = 1.0 V. The widths wn and wp of the NMOS and PMOS, respectively, are discussed below. Assume the transistors obey the ideal MOSFET equations. For NMOS1 and PMOS1 the threshold voltages are VT= +/- 0.3 V, respectively. The effective mobilities are mun = 250 cm2/Vs and mu P = 125 cm2/Vs, respectively. The transmission line has characteristic impedance Zo = 50 ohms and is 10 cm long. The far end is terminated with resistance RL = 50 Ohms. The transmission line has capacitance per unit length C = 100 pF/m. The end of the load resistor is held not at ground but at a DC value of VDD/2 = 0.5 V. The inputs A and B to NMOS1 and PMOS1 can be controlled separately. Explain what logic level should be applied to A and B to force the output node Vout: into a "high-Z" state where the transistors neither drive nor significantly load the transmission line. The specification on the output driver is that the output voltage should be within 0.1 V of the rails when the output logic level is high or low. What is the minimum corresponding current that the driver must be able to source and sink? Assume wn = 10 mum and wp = 20mum. Calculate the maximum lDsat for NMOS1 and PMOS1 given the rails of 0 and VDO. Sketch the l-V curves 1Dn and lDP for the two transistors vs. the output voltage Vout, for the cases A = B = 0 and A = B = VDD. Show the corresponding lDsat values and the current level you found in part
(b) above. Calculate the minimum required widths of the transistors wn and wp in order to ensure that the output voltage Vout swings to within +/- 0.1 V of the power rails when the A & B are simultaneously driven to 0 or VDO- Find the required widths to +/- 10% accuracy. (To simplify the calculations, you can approximate the transistors as appropriately-valued resistors when Vout is near the power rails.)
A mote draws an average of 200mA when "awake", 0.1mA when "sleeping", and 400mA (total) when "transmitting". Transmitting data takes 2ms, and sensor acquisition takes 1ms. If the maximum size battery available is 5000mAh
assume QPSK is the modulation method used in a digital communication system.The communication system requires minimum bit error.what is the acceptable bit error assuming additive white gaussian noise.
A recording trace r(t) is definedas r(t) = s(t) + n(t), where s(t) =10sin(20?t) (i.e., a 10 Hz sine wave, given f= 2f) is the signal and n(t) = sin(120t) (i.e., the 60 Hz electromagnetic noise) the noise.
A glass tube with a cross-sectional area of 9^-2 m^2 contains an ionizd gas. The densities are 10^15 positive ions/m^ and 10^11 free electrons/m^3. Under the influence of an applied voltage, the postive ions are moving.
a) what is the frequency f, of the ac circuit signal b) what is the period, T, of the ac circuit signal what is the angular velocity/frequency (omega), of the ac signal if v(t) = 24 cos (2pie 500t).
Determine the Laplace transform of f(t) = +5e^-4t + 12sin 3t. If the voltage across a 2 F capacitor is initially zero, what is the instantaneous power if the current is A?
Design a low pass FIR filter for 10 kHz sampling, with a pass band edge at 2 kHz, a stop band edge at 3 kHz, and 20 dB stop band attenuation. Find the impulse response and the difference equation for the filter.
"Divide by 3 clock with 50% duty cycle" is the most commonly asked ASIC design question. This solution gives a simple design in which only 1 counter is required which works only on positive edge of the clock.
Let x[n], y[n] and w[n] denote three finite-lenght sequences of lenghts N, M, and L, respectively with the first sample of each sequence occuring at n=0. What is the lenght of the sequence x[n] * y[n] * w[n]
Locate and specify an appropriate sensor if it is to operate at 120 vac as an input to a PLC. Create the ladder diagram program to accomplish the specified control.
The steering wheel of a car has a radius of 0.11 m, while the steering wheel of a truck has a radius of 0.28 m. The same force is applied in the same direction to each. What is the ratio of the torque produced by this force
Determine the capacitance required in a half wave rectifier to produce a ripple voltage less than 0.2V. Assume that the input is a 60Hz signal with maximum voltage VM=100V
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd