Use of capacitor in technical loss reduction, Electrical Engineering

Use of Capacitor in Technical Loss Reduction

The use of capacitors to correct for poor power factor is a well-built and cost-effective means of reducing distribution system losses and maximizing the revenue. Capacitor banks could be placed close to the low power factor loads, and other appropriate locations for maximizing the system advantages in terms of releasing system capacity, controlling voltage and minimizing system losses. The capacitors should be a combination of switched and fixed kinds to avoid overcompensation. In certain States, the Regulatory Commissions have introduced kVAh tariffs to protect the interest of the distribution utilities and penalize for the poor power factors.

In most LT distribution circuits, it is found in which the Power Factor (PF) ranges from 0.65 to 0.75. Here you will learn that a low PF contributes towards high distribution losses. For low power factor the amount of current drawn raise to meet the similar kilowatt demand of the load. Therefore low power factor results in higher currents by the system. Higher line currents result in higher losses because of the inherent resistance in the distribution lines.

Posted Date: 2/6/2013 5:52:11 AM | Location : United States







Related Discussions:- Use of capacitor in technical loss reduction, Assignment Help, Ask Question on Use of capacitor in technical loss reduction, Get Answer, Expert's Help, Use of capacitor in technical loss reduction Discussions

Write discussion on Use of capacitor in technical loss reduction
Your posts are moderated
Related Questions
Q. For the coupled inductors shown in Figure, neglecting the coil resistances, write the volt-ampere relations.

For  Zero  Flag JZ ( Jump on Zero) and JNZ ( jump on no zero ) Instruction JZ  transfer  the  execution of the program to the  speciffed address if zero  flag is set (Z=

Serial Input output Ports For serial  input  and output  there are  two pins  in 8085 microprocessor

The assignment comprises two parts, a CPLD Design Exercise and a CPLD Design Project. The CPLD Design Exercise will enable you to acquire competance in programmable logic design

Q. A 7.5-hp, 250-V, 1800-r/min shuntmotor, having a full-load line current of 26 A, is started with a four-point starter. The resistance of the armature circuit, including the inte

A three - phase,wye - connected, 2500-kVA, 6600- V, 60-Hz turboalternator has a per-phase synchronous reactance and an armature resistance of 10.4 and 0.071 , respectively. Comput

Q. Explain Current-to-Voltage Amplifier? The basic circuit is shown in Figure, which is similar to that of an inverting amplifier. The - input is connected directly to a curren

Consider the operation of a dc shuntmotor that is affected by the following changes in its operating conditions. Explain the corresponding approximate changes in the armature curre

Q. What do you mean by Capacitance? An ideal capacitor is an energy-storage circuit element (with no loss associated with it) representing the electric-field effect. The capaci

Q. A three-phase, 50-Hz induction motor has a full load speed of 700 r/min and a no-load speed of 740 r/min. (a) How many poles does the machine have? (b) Find the slip and t