System diagram of complex programmable logic device, Electrical Engineering

The system diagram for the proposed unit is shown below.

448_System diagram of Complex programmable logic device.png


The system operates on the principle of Time to Rate Conversion. Signals from the heart beat sensor are amplified and level shifted by the Signal Conditioning unit to produce a digital waveform characterised by a fixed pulse width (10 ms) and a period (T1) that varies in inverse proportion to the heart rate. That is to say as the heart rate increases the period decreases and vice versa.

The Digital Pre-processing unit samples T1 on this waveform to produce a 12 bit count that again is inversely proportional to the heart rate.

The Analogue Signal Processing unit converts this 12 bit count to a waveform with a variable pulse width (T2) which is now directly proportional to the heart rate.This is typically accomplished by feeding the count to a digital to analogue converter, using the converter output to charge an op amp configured as an integrator and using this output to reset a monostable. Thus the larger the count the quicker the integrator will reach the reset voltage and the shorter will be the monostable pulse.

The Digital Post-processing unit samples T2 on this waveform and converts to a 3 digit number that directly represents the heart rate in beats per minute suitable for output on seven segment displays.

Posted Date: 3/16/2013 2:16:36 AM | Location : United States







Related Discussions:- System diagram of complex programmable logic device, Assignment Help, Ask Question on System diagram of complex programmable logic device, Get Answer, Expert's Help, System diagram of complex programmable logic device Discussions

Write discussion on System diagram of complex programmable logic device
Your posts are moderated
Related Questions
Static  scherbius  Drive By using  this scheme, below and above  synchronous speed can be obtained for an induction motor. There are  two possible  configurations to obtain  s

1) Study the CPLD Design Project Brief to gain an understanding of the project, and the System Specification, Circuit Description, Pre-processing and Post-processing Requirements f

i want circuit theory relavant assingment sir please immediately

Q. Explain The Input Characteristics Of Common Emitter Configuration? Input characteristics:In the figure the abscissa is the base current IB, The ordinate is the base to emitter

SOD Output Serial output data  single  bit can be sent  out through this pin using SIM  command  discussed in details in chapter8.


Determine about the Wireless technology Wireless technology (WiFi) enables connection of a computer to Internet without the need for connecting cables. A router (comprising a m

Diagram and explanation of cro

real time uses of norton''s theorem

Give Illustration of AND and OR Gate - Microprocessor? Illustration: The image below demonstrate the 4 possible inputs into a 2-input AND gate and all the corresponding outputs