System diagram of complex programmable logic device, Electrical Engineering

The system diagram for the proposed unit is shown below.

448_System diagram of Complex programmable logic device.png


The system operates on the principle of Time to Rate Conversion. Signals from the heart beat sensor are amplified and level shifted by the Signal Conditioning unit to produce a digital waveform characterised by a fixed pulse width (10 ms) and a period (T1) that varies in inverse proportion to the heart rate. That is to say as the heart rate increases the period decreases and vice versa.

The Digital Pre-processing unit samples T1 on this waveform to produce a 12 bit count that again is inversely proportional to the heart rate.

The Analogue Signal Processing unit converts this 12 bit count to a waveform with a variable pulse width (T2) which is now directly proportional to the heart rate.This is typically accomplished by feeding the count to a digital to analogue converter, using the converter output to charge an op amp configured as an integrator and using this output to reset a monostable. Thus the larger the count the quicker the integrator will reach the reset voltage and the shorter will be the monostable pulse.

The Digital Post-processing unit samples T2 on this waveform and converts to a 3 digit number that directly represents the heart rate in beats per minute suitable for output on seven segment displays.

Posted Date: 3/16/2013 2:16:36 AM | Location : United States







Related Discussions:- System diagram of complex programmable logic device, Assignment Help, Ask Question on System diagram of complex programmable logic device, Get Answer, Expert's Help, System diagram of complex programmable logic device Discussions

Write discussion on System diagram of complex programmable logic device
Your posts are moderated
Related Questions
Design a circuit using op-amp that will reject the 60kHz power line noise and also reject high signal frequency above 800Khz. The stop-band width around the 60kHz centre frequency

Q. A four-pole dc generator is lap wound with 326 armature conductors. It runs at 650 r/min on full load, with an induced voltage of 252 V. If the bore of themachine is 42 cmin dia

Q. Consider a series-carry synchronous counter with T flip-flops shown in Figure in which the AND gates carry forward the transitions of the flip-flops, thereby improving the speed

Q. Input offset current of operational amplifier? The adverse effect of the input bias current mentioned would be nulli?ed if both inputs were connected to equal resistances (o

A synchronous motor with a synchronous reactance of 12 ohms is operating with a current of 100 A at unity power factor supplying power to a large compressor. The phasor diagram for

The new kitchen is to be 20feet long and it''s width is 75% of it''s length. The door to the kitchen is on the short wall and is 10% of the width of that wall. you want to put in m

Define the Gauss Seidel Method The Gauss-Seidel method is an iterative method in which the voltage of each node is calculated in turn using the most up to date voltages for the

Q. If b and a are the radii of the outer and inner conductors, respectively, of a coaxial cable using a polyethylene dielectric (ε r = 2.26), what ratio b/a is needed for the cabl

i have an assignment due for submission within two days. It is all about transformer measurement manually and numerical results using Matlab.Is there anyone can do the job?

explain about led