System diagram of complex programmable logic device, Electrical Engineering

The system diagram for the proposed unit is shown below.

448_System diagram of Complex programmable logic device.png

The system operates on the principle of Time to Rate Conversion. Signals from the heart beat sensor are amplified and level shifted by the Signal Conditioning unit to produce a digital waveform characterised by a fixed pulse width (10 ms) and a period (T1) that varies in inverse proportion to the heart rate. That is to say as the heart rate increases the period decreases and vice versa.

The Digital Pre-processing unit samples T1 on this waveform to produce a 12 bit count that again is inversely proportional to the heart rate.

The Analogue Signal Processing unit converts this 12 bit count to a waveform with a variable pulse width (T2) which is now directly proportional to the heart rate.This is typically accomplished by feeding the count to a digital to analogue converter, using the converter output to charge an op amp configured as an integrator and using this output to reset a monostable. Thus the larger the count the quicker the integrator will reach the reset voltage and the shorter will be the monostable pulse.

The Digital Post-processing unit samples T2 on this waveform and converts to a 3 digit number that directly represents the heart rate in beats per minute suitable for output on seven segment displays.

Posted Date: 3/16/2013 2:16:36 AM | Location : United States

Related Discussions:- System diagram of complex programmable logic device, Assignment Help, Ask Question on System diagram of complex programmable logic device, Get Answer, Expert's Help, System diagram of complex programmable logic device Discussions

Write discussion on System diagram of complex programmable logic device
Your posts are moderated
Related Questions

A 200-V dc shunt motor has a field resistance of 200  and an armature resistance of 0.5 . On no load, the machine operates with full field flux at a speed of 1000 r/min with an a

Explain cache structure in Pentium. Cache structure in Pentium: The cache in the Pentium has been changed by the one determined in the 80486 microprocessor. The Pentium has t

Q. Implement the following Boolean functions by employing 8-to-1multiplexers. (a) F 1 (A,B,C) = Σ m i (0, 2, 4, 6) (b) F 2 (A,B,C) = Σ m i (1, 3, 7)

History - Field-Effect Transistor: The principle of field-effect transistors was very first patented by Julius Edgar Lilienfeld in the year 1925 and by Oskar Heil in the year

Explain the Procedure for design of Sequential Circuits? The design of the synchronous sequential circuit starts from a set of specifications and culminates in a logic diagram

The armature of a d.c. machine has a resistance of 0.3 and is connected to a 200V supply. Calculate the e.m.f. generated when it is running (a) as a generator giving 80A (b) as a

Addition of trivalent impurity to a semiconductor creates many (A) Holes. (B) Free electrons. (C) Valance electrons. (D) Bound electrons. Ans: Addition o

The assignment is to plan, design and write a PLC program on the FX Training Software using a PART SUPPLY CONTROL SYSTEM based on the requirement specification outlined be

Q A residence is supplied with a voltage v(t) = 110√2cos120πt Vand a current i(t) = 10√2cos120πt A. If an electricmeter is used tomeasure the average power, find the meter reading,