Structural hazards - computer architecture, Computer Engineering

Structural hazards - computer architecture:

A structural hazard takes place when a part of the processor's hardware is required by 2 or more than two instructions at the same time. A structural hazard might take place, for example, if a program were to execute a branch instruction which is followed by a computation instruction. Because they are executed in parallel manner, and because branching is very slow (needing a comparison between program counter-related computation, and writing to registers), it is possible (depending on the architecture) that the both computation and the branch instruction will need the ALU (arithmetic logic unit) at the identical time.

When a machine is pipelined then overlapped execution of instructions needs pipelining of functional units and duplication of resources to permit all possible combinations of instructions in the pipeline.

If some particular combination of instructions can't be accommodated because of a resource conflict, the machine is denoting to have a structural hazard.

Common examples of structural hazards arise when Some functional unit is not completely pipelined. Then a sequence of instructions by using that un pipelined unit can't be proceed ahead at the rate of 1 per clock cycle

 Some resource has not been duplicated adequate to permit all combinations of instructions in the pipeline to execute.

 

 

Posted Date: 10/13/2012 4:14:18 AM | Location : United States







Related Discussions:- Structural hazards - computer architecture, Assignment Help, Ask Question on Structural hazards - computer architecture, Get Answer, Expert's Help, Structural hazards - computer architecture Discussions

Write discussion on Structural hazards - computer architecture
Your posts are moderated
Related Questions
what is bitmap and pixmap

Discuss the functioning of different network access equipments. The E1 multiplexers MX2000 and MX2411 and E1/T1 MX200 are giving multi interface user access to network PDH or S

find cos(x) and sin(x) an pseudocode (while loop

Define DMA controller. The I/O device interface control circuit that is used for direct memory access is called as DMA controller.

Handling Multiple Devices Interrupt Priority   Continue to accept interrupt requests from higher priority components   Disable interrupts from component at the sa

The 16 keys (4x4 matrixes) keypads diagram is shown in figure 4 above. Let see how the keypad is connected. Each square of the alphanumeric has to be pushed to make a switch or con

What is an I/O buffer? I/O buffer: One type of input-output requirement arises from devices which have a very high character density as disks and tapes. With these chara

Q. What are basic features that collaboration systems might have? ANSWER: Three basic features of collaboration systems are Web-conferencing, project management,

Ease of Learning - User Friendliness Much has been made recently of increasing sophistication in technology with one of the major benefits advertised as an increase in somethi

Translation Look aside Buffer :    A TLB is a cache that holds only page table mapping If there is no matching entry in the TLB for a page ,the page table have to