Segment registers-microprocessor, Assembly Language

Segment Registers

The 8086 addresses a segmented memory unlike 8085. The complete 1 megabyte memory, which 8086 is capable to address is divided into 16 logical segments.Thuseach segment has 64 Kbytes of memory. There are 4 segment registers, viz, Data Segment Register (DS), Code Segment Register (CS), and Segment Register (SS). AndExtra Segment Register (ES) Stack The code segment register is utilized for addressing a memory location in the code segment of the memory, where the executable program is stored. As similar, the data segment register points to the data segment of the memory, where the data is resided. The additional segment also refers to a segment which really is another data segment of the memory. Thus the additional segment also contains data. The stack segment register is utilized for addressing stack segment of memory. The stack segment is that type segment of memory which is utilized to store stack data. The CPU utilizes the stack for provisionally storing important data, for example the contents of the CPU register which will be needed at a later stage. The stack grows down, for example. the data is pushed onto the stack in the memory locations with decreasing addresses.  When this information will be needed by the CPU, they will be popped off from the stack. When addressing of any location in the memory bank, the physical address is computed from 2 parts, the first is segment address and the second offset.  The segment registers contain 16-bit segment base addresses, related to different type of segments. Any of the pointers,BX andindex registers can contain the offset of the location to be addressed. The benefit of this scheme is that in place of maintaining a 20-bit register for a physical address, the processor only maintains two 16-bit registers which are within the word length capacity of the machine. Thus the DS, CS, SS and ES segment registers respectively contain the segment addresses for thedata, code, stack and extra segments of memory. It can be noted that all these segments are the logical segments. They can or cannot be physically separated. In other terms, a single segment may require more than one memory chip or more than 1 segment may be accommodated in a single memory chip.

 

Posted Date: 10/10/2012 4:18:41 AM | Location : United States







Related Discussions:- Segment registers-microprocessor, Assignment Help, Ask Question on Segment registers-microprocessor, Get Answer, Expert's Help, Segment registers-microprocessor Discussions

Write discussion on Segment registers-microprocessor
Your posts are moderated
Related Questions
Logical Instruction : This type of instructions is utilized for carrying out the bit by bit shift, basic logical operations or rotate. All of the condition code flags are affe

SHORT  : The  SHORT operator denoted to the assembler that only one byte is needed to code the displacement for a jump (for example displacement is within -128 to +127 bytes fr

Write an assembly language program to find the maximum of: y = x 6 - 14x 2 + 56x for the range -2 ≤ x ≤ 4, by stepping one by one through the range. The program should in

use">http://www.raritanval.edu/uploadedFiles/faculty/cs/full-time/Brower/CISY256/2013Spring/CISY256%20Assembly%20Project.pdf use microsoft visual 2010 and http://www.asmirvine.c

I was wondering if you guys could offer me some advice and help on how to proceed - not answers- for a homework problem I am attempting. I am currently working on a "bomb" project

Program: Write a program to perform addition of a series of 8-bit numbers. The series have 100 (numbers). Solution : In the first program, we have been implemented the add

IInd Generation Microprocessor : The second generation microprocessor by using n MOS technology seemed in the market in 1973.   The Intel  8080, of nMOS  technology

I need a division subroutine. Asks for two inputs, then displays the inputs and shows the answer with a remainder. Mine isnt displaying the inputs correctly.

Physical Memory Mapped I/O and Port I/O : CPU controlled I/O comes in 2 ways. Simply the difference is whether we utilize the normal memory addresses for I/O, this is mention

Internal Architecture of Microprocessor : The architecture of 8086 provides a number of improvements over 8085 architecture. It supports a, a set of 16-bit registers ,16-bit AL