Segment registers-microprocessor, Assembly Language

Segment Registers

The 8086 addresses a segmented memory unlike 8085. The complete 1 megabyte memory, which 8086 is capable to address is divided into 16 logical segments.Thuseach segment has 64 Kbytes of memory. There are 4 segment registers, viz, Data Segment Register (DS), Code Segment Register (CS), and Segment Register (SS). AndExtra Segment Register (ES) Stack The code segment register is utilized for addressing a memory location in the code segment of the memory, where the executable program is stored. As similar, the data segment register points to the data segment of the memory, where the data is resided. The additional segment also refers to a segment which really is another data segment of the memory. Thus the additional segment also contains data. The stack segment register is utilized for addressing stack segment of memory. The stack segment is that type segment of memory which is utilized to store stack data. The CPU utilizes the stack for provisionally storing important data, for example the contents of the CPU register which will be needed at a later stage. The stack grows down, for example. the data is pushed onto the stack in the memory locations with decreasing addresses.  When this information will be needed by the CPU, they will be popped off from the stack. When addressing of any location in the memory bank, the physical address is computed from 2 parts, the first is segment address and the second offset.  The segment registers contain 16-bit segment base addresses, related to different type of segments. Any of the pointers,BX andindex registers can contain the offset of the location to be addressed. The benefit of this scheme is that in place of maintaining a 20-bit register for a physical address, the processor only maintains two 16-bit registers which are within the word length capacity of the machine. Thus the DS, CS, SS and ES segment registers respectively contain the segment addresses for thedata, code, stack and extra segments of memory. It can be noted that all these segments are the logical segments. They can or cannot be physically separated. In other terms, a single segment may require more than one memory chip or more than 1 segment may be accommodated in a single memory chip.


Posted Date: 10/10/2012 4:18:41 AM | Location : United States

Related Discussions:- Segment registers-microprocessor, Assignment Help, Ask Question on Segment registers-microprocessor, Get Answer, Expert's Help, Segment registers-microprocessor Discussions

Write discussion on Segment registers-microprocessor
Your posts are moderated
Related Questions
NEG: Negate:- The negate instruction forms the 2's complement of the particular destination in the instruction. For obtaining 2's complement, it subtracts the contents of destinat

Control Transfer or Branching Instruction Control transfer instructions transfer the flow of execution of the program to a new address specified in the instruction indirectly o

Instruction Formats A machine language instruction format has 1 or more number of fields linked with it. The first field is known as operation code field or op code field, whic

Write a MIPS/SPIM assembly language program that prints the smallest and largest values found in a non-empty table of N word-sized integers. The address of the first entry in your

Internal Architecture of Microprocessor : The architecture of 8086 provides a number of improvements over 8085 architecture. It supports a, a set of 16-bit registers ,16-bit AL

ROR : Rotate Right without Carry: This instruction rotates the contents of destination operand to the bit-wise right either by one or by the count specified in register CL, exclud

Machine Level Programs In this section, a few machine levels programming instance, rather then, instruction sequences are presented for comparing the 8086 programming with that

Hold Response Sequence The HOLD pin is examined at leading edge of each clock pulse. If it is received active line by the processor before T4 of the earlier cycle/during the T1

8254 Programmable Timer A diagram of Intel's 8254 interval event/timer counter is given in Figure. The 8254 consists of 3 identical counting circuits, per of which has GATE and

ADC: Add with Carry:- This instruction performs the similar operation a like ADD instruction, but adds the carry flag bit (which might be set as a result of the previous calculatio