Pros and cons of general purpose register architecture, Computer Engineering

Assignment Help:

Q. Pros and Cons of general purpose register architecture?

General Purpose Register Architecture: Pros and Cons

  • Registers can be employed to store variables as it decreases memory traffic and boosts up execution. It also increases code density as register names are shorter than memory addresses.
  • Instructions shouldcomprise bits to specify which register to operate on henceforth large instruction size than accumulator type machines.
  • Memory access can be minimized (registers can hold many intermediate values).
  • Implementation is complex as compiler writer has to try to maximize register usage.

While most early machines used accumulator architectures or stack in the last 15 years all CPUs made are GPR processors. The 3 main reasons are that registers are faster than memory; the more data that can be kept internally in CPU the faster the program will execute. The third reason is that registers are easier for a compiler to use.  

However while CPU's with GPR were clearly better than previous stack and accumulator based CPU's yet they were lacking in various areas. The areas being: Instructions were of varying length from 1 byte to 6-8 bytes. This causes problems with pre-fetching and pipelining of instructions. ALU instructions can have operands which were memory locations since the time to access memory is slower and so does the whole instruction.  

So in the early 1980s the concept of RISC was presented. RISC signifies Reduced Instruction Set Computer. Unlike CISC this ISA uses fewer instructions with simple constructs so they can be executed much faster within CPU without having to use memory as often. First RISC CPU, the MIPS 2000 has 32 GPRs. MIPS is a store/load architecture that means only load and store instructions access memory. All other computational instructions preform only on values stored in registers.


Related Discussions:- Pros and cons of general purpose register architecture

What is meant by inter process communication, What is meant by inter proces...

What is meant by inter process communication? Inter process Communication: The OS give the means for cooperating processes to communicate with each other through an inter pro

Describe the operation of voltage to frequency ADC, Describe the operation ...

Describe the operation of voltage to frequency ADC. Ans: A voltage-to-frequency converter i.e. VFC is an oscillator that frequency is linearly proportional to a control volt

What is bank interleaving, Interleaved memory is a method for compensating ...

Interleaved memory is a method for compensating the relatively slow speed of DRAM. The CPU can access alternative sections instantly without waiting for memory to be cached. Multip

Calculate blocking probability in a two stage network, In a two stage netwo...

In a two stage network there are 512 inlets and outlets, r=s=24. If the probability that a given inlet is active is 0.8, calculate: Blocking probability Given: N =M =512,

Explain what are user controls, Briefly explain what user controls are and ...

Briefly explain what user controls are and what server controls are and the differences between the two.   An ASP.NET control (sometimes known as a server control) is a server-

What is dhcp and how it works, Full form of is DHCP: Dynamic Host Control P...

Full form of is DHCP: Dynamic Host Control Protocol. It is mainly used to bound MAC Addresses of system. Especially for Wireless System.

Displaying a number, Displaying a number Supposing that two digit num...

Displaying a number Supposing that two digit number 59 is stored as number 5 in BH and number 9 in BL to convert them to equivalent ASCII we will add "0" to each one of them.

What is guard bits, What is guard bits? Guard bits are extra bits which...

What is guard bits? Guard bits are extra bits which are produced while the intermediate steps to yield maximum accuracy in the final results.

Which layer is not present in TCP/IP model, Which Layer is not present in T...

Which Layer is not present in TCP/IP model? Presentation layer is not present into Transfer Control Protocol/IP Model.

Addressing relationship for main memory and cache, Q. Addressing Relationsh...

Q. Addressing Relationship for Main Memory and Cache? In the normal case there are 2k words in cache memory and 2n words in main memory. The n-bits memory address is splitted i

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd