Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Pros and Cons of general purpose register architecture?
General Purpose Register Architecture: Pros and Cons
While most early machines used accumulator architectures or stack in the last 15 years all CPUs made are GPR processors. The 3 main reasons are that registers are faster than memory; the more data that can be kept internally in CPU the faster the program will execute. The third reason is that registers are easier for a compiler to use.
However while CPU's with GPR were clearly better than previous stack and accumulator based CPU's yet they were lacking in various areas. The areas being: Instructions were of varying length from 1 byte to 6-8 bytes. This causes problems with pre-fetching and pipelining of instructions. ALU instructions can have operands which were memory locations since the time to access memory is slower and so does the whole instruction.
So in the early 1980s the concept of RISC was presented. RISC signifies Reduced Instruction Set Computer. Unlike CISC this ISA uses fewer instructions with simple constructs so they can be executed much faster within CPU without having to use memory as often. First RISC CPU, the MIPS 2000 has 32 GPRs. MIPS is a store/load architecture that means only load and store instructions access memory. All other computational instructions preform only on values stored in registers.
Q. Hard and Soft Real Time Systems? Hard Real Time Systems that guarantee critical tasks are completed on time. Soft Real Time Systems that are less restrictive type o
Q. Show the Transmission Control Protocol? Transmission Control Protocol (TCP) TCP makes Internet reliable. TCP solves many problems which can occur in a packet switching
When a switch capacity is full, calls coming into that switch are said to be . (A) open (B) shorted (C) bloc
This is a high-level matrix/array language with control flow statements, functions, data structures, input/output, and object-oriented programming features. It permits both "progra
program on multiple queue
Performance instrumentation focuses on how to resourcefully collect information about computation of parallel computer. Method of instrumentation mostly tries to capture informatio
Define a register. Ans: Register: A register contain a group of flip-flops and gates which effect their transition. The flip flops hold the binary information and the g
Fitness function - canonical genetic algorithm: Conversely the fitness function will use an evaluation function to calculate a value of worth for the individual accordingly th
What are pages? All programs and date are composed of fixed length units known as pages. Each page consists of blocks of words that occupy contiguous locations in main memory
Cache coherence refers to the integrity of data stored in local caches of a shared resource. Cache coherence is a special case of memory coherence. When clients in a system, mainly
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd