Pros and cons of general purpose register architecture, Computer Engineering

Assignment Help:

Q. Pros and Cons of general purpose register architecture?

General Purpose Register Architecture: Pros and Cons

  • Registers can be employed to store variables as it decreases memory traffic and boosts up execution. It also increases code density as register names are shorter than memory addresses.
  • Instructions shouldcomprise bits to specify which register to operate on henceforth large instruction size than accumulator type machines.
  • Memory access can be minimized (registers can hold many intermediate values).
  • Implementation is complex as compiler writer has to try to maximize register usage.

While most early machines used accumulator architectures or stack in the last 15 years all CPUs made are GPR processors. The 3 main reasons are that registers are faster than memory; the more data that can be kept internally in CPU the faster the program will execute. The third reason is that registers are easier for a compiler to use.  

However while CPU's with GPR were clearly better than previous stack and accumulator based CPU's yet they were lacking in various areas. The areas being: Instructions were of varying length from 1 byte to 6-8 bytes. This causes problems with pre-fetching and pipelining of instructions. ALU instructions can have operands which were memory locations since the time to access memory is slower and so does the whole instruction.  

So in the early 1980s the concept of RISC was presented. RISC signifies Reduced Instruction Set Computer. Unlike CISC this ISA uses fewer instructions with simple constructs so they can be executed much faster within CPU without having to use memory as often. First RISC CPU, the MIPS 2000 has 32 GPRs. MIPS is a store/load architecture that means only load and store instructions access memory. All other computational instructions preform only on values stored in registers.


Related Discussions:- Pros and cons of general purpose register architecture

What is mmx technology, What is MMX Technology MMX Technology: MMX (M...

What is MMX Technology MMX Technology: MMX (Multimedia extensions) technology adds 57 new instructions to instruction set of Pentium - 4 microprocessors. MMX technology also

What is cache memory, What is cache memory? The small and fast RAM unit...

What is cache memory? The small and fast RAM units are known as caches. When the implementation of an instruction calls for data located in main memory, the data are obtained a

Where trunks lines are run between, Trunks are the lines that run between ...

Trunks are the lines that run between (A)  subscribers and exchange        (B) switching system and power plant (C)  Local Area Network                (D) switching syste

Security protocols used for e-commerce applications, Explain dissimilar sec...

Explain dissimilar security protocols used for e-commerce applications.   The e-commerce systems of today are composed of a number of components including: a commerce server, d

Explain the concept of thread, The Concept of Thread A thread is a sequ...

The Concept of Thread A thread is a sequential flow of control within a process. A process is able to have one or more threads. Threads have their own register-values and progr

Explain the working of a three bit binary ripple counter, With the help of ...

With the help of clocked JK flip flops and waveforms, explain the working of a three bit binary ripple counter. Write truth table for clock transitions. Ans. Three-Bit Binary Rip

What is disk controller and word count, What is disk controller The ele...

What is disk controller The electronic circuit that controls the operation of the disk known as disk controller.  word count The number of words in the block to be tran

Example multi-layer ann with sigmoid units, Example Multi-layer ANN with Si...

Example Multi-layer ANN with Sigmoid Units - Artificial intelligence: We will discuss ourselves here with ANNs containing only 1 hidden layer, as this makes describing the back

Explain a TTL NAND gate and its operation, Give the circuit of a TTL NAND g...

Give the circuit of a TTL NAND gate and explain its operation in brief. Ans: Operation of TTL NAND Gate: Fig.(d) Demonstrates a TTL NAND gate with a totem pole output.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd