Processor arrangements-array, Computer Networking

Assignment Help:

Processor Arrangements

It is a very frequent event in data parallel programming to group a number of processors to perform definite tasks. To reach this goal, HPF gives a directive called PROCESSORS directive. This directive declares a conceptual processor grid. In other words, the PROCESSORS directive is used to show the shape and size of an array of abstract processors. These do not have to be of the similar shape as the underlying hardware. The syntax of a PROCESSORS directive is:

!HPF$ PROCESSORS  array_name (dim1, dim 2, ....dim n)

Where  array_name is collective name of abstract processors. dim i specifies the size of ith

dimension of array_name.

Example 2:

!HPF$ PROCESSORS P (10)

This introduce a set of 10 abstract processors, assigning them the collective name P.

!HPF$ PROCESSORS Q (4, 4)

It introduces 16 abstract processors in a 4 by 4 array.

 


Related Discussions:- Processor arrangements-array

Link state packet - network layer and routing , Link State Packet When ...

Link State Packet When  a router floods  the network  with information about its  neighbourhood. It is said to  be advertising. The basis of this  advertising is  a short  pack

Network Administrator Support, Dear expert; I have an assignment about Net...

Dear expert; I have an assignment about Network Administrator Support . Here is the topic about:- Virtualization is an emerging type of network operating system that is currently

How many cycles are lost for instruction accessing memory, 1.  A computer s...

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss pena

Try for selective repeat, - Lost as well as delayed ACKs - Bidirectional...

- Lost as well as delayed ACKs - Bidirectional transmission both side needs both sending and receiving windows Note: In selective repeat ARQ the size of the sender and rece

What is convergence time, Convergence time is slower for Distant Vector rou...

Convergence time is slower for Distant Vector routing and is faster for Link State routing.

Difference between latches and flip flops, What is the basic difference bet...

What is the basic difference between latches and flip flops? Ans) flip flops have clock signal whereas latches dont require anyclock pulse..

Illustrate 802.11 csma, 802.11 CSMA/CA a) Wait a DIFS time to avoid col...

802.11 CSMA/CA a) Wait a DIFS time to avoid collision b) Send RTS and wait for CTS reply to obtain the use of the Medium (air) c)  Use of SIFS time for control informatio

Security and reciprocity of RSA, Q. Security and Reciprocity of RSA? S...

Q. Security and Reciprocity of RSA? Security and Reciprocity of RSA - Kp and N are issued publicly. - Ks is kept secret. - Since the snooper does not know p and

Sap is used by the cisco ios for which encapsulation types, "SAP" is used b...

"SAP" is used by the Cisco IOS for which encapsulation types? Ans) Three types:- Ethernet_802.2 Token-Ring FDDI_802.2

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd