Post interrupts - computer architecture, Computer Engineering

Post interrupts - computer architecture:

Post interrupts

  • Exact interrupts
  • examine interrupt bit on entering WB
  • Longer latency

Handle immediately

  •   interrupt may take place in order different from sequential CPU
  •   not completely precise
  •   May cause implementation headaches!

Other complications

  •   odd bits of state (for instance :CC)
  •   early-writes (for instance auto increment)
  •   out-of-order execution
  •   dynamic scheduling
  •   instruction buffers and prefetch logic

 

 

 

Posted Date: 10/13/2012 7:16:40 AM | Location : United States







Related Discussions:- Post interrupts - computer architecture, Assignment Help, Ask Question on Post interrupts - computer architecture, Get Answer, Expert's Help, Post interrupts - computer architecture Discussions

Write discussion on Post interrupts - computer architecture
Your posts are moderated
Related Questions
What is double data rate SDRAM?  Double data rates SDRAM are those which can transfer data on both edges of the clock and their bandwidth is fundamentally doubled for long burs

Parallelism Conditions As discussed earlier, parallel computing needs that the segments to be implemented in parallel must be free of each other. Thus, before implementing para

What controls the screen flow? The SET SCREEN and LEAVE SCREEN statements controls screen flow.

Determine the Framed data including a parity bit   For illustration when even parity is chosen, parity bit is transmitted with a value of 0 if the number of preceding

Vliw Architecture Superscalar architecture was designed to develop the speed of the scalar processor. But it has been realized that it is not easy to execute as we discussed pr

What is the use of inter process communication. Inter process communication gives a mechanism to allow the co-operating process to communicate with each other and synchronies t

Absolute addressing and  Implied addressing A fixed address is specified and also called as direct addressing. The location of data is implied by instruction itself, so no

Which is not a layer of IO management module? Ans. MCS that is Management Control System, is not a layer of IO management module.

Computer Memories Computer memories are either external or internal. Internal memories are either RAM (random access memory) or ROM (read only memory). External memories can t

A device which converts BCD to Seven Segment is called ? Ans. DECODER is a device that converts BCD to Seven Segment. This coverts binary words in alphanumeric characters.