Performance evaluation-parallel computing, Computer Engineering

Performance Evaluation

In this part, we talk about the primary attributes used to measure the performance of a computer system. Unit 2 of block 3 is totally devoted to performance assessment of parallel computer systems. The performance attributes are:

i)  Cycle time (T): It is the part of time for all the operations of a computer system. It is the opposite of clock rate (l/f). The cycle time is represented in n sec.

ii) Cycles Per Instruction (CPI): dissimilar instructions takes different number of cycles for implementation. CPI is dimension of number of cycles per instruction

iii) Instruction count(Ic): No. of instruction in a program is called instruction count.

If we presume that all instructions have same count of cycles, then the total execution

Time of a program = number of cycle required by one instruction*number of instruction in the program*time of one cycle.

Hence, the execution time

                                                 T=Ic*CPI*Tsec.

Basically the clock frequency of the process is specified in MHz. Also, the processor speed is calculated in terms of million instructions per sec (MIPS).

 

Posted Date: 3/1/2013 3:22:15 AM | Location : United States







Related Discussions:- Performance evaluation-parallel computing, Assignment Help, Ask Question on Performance evaluation-parallel computing, Get Answer, Expert's Help, Performance evaluation-parallel computing Discussions

Write discussion on Performance evaluation-parallel computing
Your posts are moderated
Related Questions
what is meant by risk detection in software project management

Explain Busy tone in strowger telephony. Busy tone pattern is demonstrated in figure. This is a bursty 400 Hz signal with silence era in between. The burst and silence durati

What is Software and hardware interrupt The software interrupts are program instructions. These instructions are inserted at desired location in a program. A program formed int

what are advantages and disadvantages of bresenham''s line drawing algorithm?

What value is inferred when multiple procedural assignments made to the same reg variable in an always block? When  there  are  multiple  nonblocking  assignments  made  to  th

Rectifier output with fitters: When half-wave and full-wave rectification suffice to deliver a type of DC output, neither produces constant-voltage DC (direct current). To gen

Single BUS STRUCTURES : The Bus structure and multiple bus structures are kinds of bus or computing. A bus is fundamentally a subsystem which transfers data amongst the compo

Interrupt Signal Interconnection Network (ISIN): When a processor wish to transmit an interruption to another processor, then this interrupt initially goes to ISIN, by which it

Associative Mapping: It is a more flexible mapping technique A primary memory block can be placed into any specific cache block position. Space in the cache may be

Q Explain Instruction cycle and Execution cycle. and also explain Instruction Counter, Memory Address Register and Memory Buffer Register.