The assignment comprises two parts, a CPLD Design Exercise and a CPLD Design Project.

The CPLD Design Exercise will enable you to acquire competance in programmable logic design by providing essential information on the device technology, the design process and the design software. It will take you through a complete design flow for an Altera programmable device using a series of walkthroughs and a given design example that build expertise in operating the Quartus II design software. You will be able to download the design to the CPLD on the supplied demo board and verify its correct operation.

The CPLD Design Project will enable you to apply your knowledge and expertise in programmable logic design by utilising the Quartus II software to construct a new design to a given specification. It will not be necessary to download this design to the demo board but it should be appropriately documented in a design report.

Posted Date: 3/16/2013 2:10:09 AM | Location : United States

Ask an Expert

Related Discussions:- Microelectronic technologies and applications, Assignment Help, Ask Question on Microelectronic technologies and applications, Get Answer, Expert's Help, Microelectronic technologies and applications Discussions

Write discussion on Microelectronic technologies and applications
Your posts are moderated

Write your message here..

Related Questions

What is tri-state logic, Three Logic Levels are used and they are High, Low... Three Logic Levels are used and they are High, Low, High impedance state. The high and low are normal logic levels & high impedance state is electrical open circuit conditions. Tri

Calculate the bandwidth of the new signal, A signal comprises a bandwidth o... A signal comprises a bandwidth of 1kHz centred around 1kHz.  A sine wave along with a frequency of 1250Hz is added to the signal. The bandwidth of the new signal is: 2250Hz

Pareto Analysis, Pareto Analysis Pareto charts are based on the princi... Pareto Analysis Pareto charts are based on the principle - "Vital Few Trivial Many". It allows user to focus attention on a few significant factors in a process. It is very us

Explain relative data addressing mode, Explain relative data addressing mod... Explain relative data addressing mode (with examples) available in microprocessors. Relative Mode: Operand supplied is an offset, not the actual address. Added the con

Evaluate the voltage gain, Q. On a CD amplifier R s = 4k?, µ =50 and r =35... Q. On a CD amplifier R s = 4k?, µ =50 and r =35k?. Evaluate the voltage gain A v . A v = V o /V i = µRs / (µ+1)Rs + r

What are hard magnetic materials, What are hard magnetic materials? Har... What are hard magnetic materials? Hard Magnetic materials- They have a slowly rising magnetization curve along with large hysteresis loop area and therefore large energy losses

Ujt as a relaxation oscillator , UJT as a  relaxation  oscillator Th... UJT as a  relaxation  oscillator The UJT  is a highly  efficient  switch  it is  used as trigger  a device for SCR. No sinusoidal oscillators saw tooth generators phase contro

Dc generator, working principal working principal

Cpopy 16 bit data register pair , cpopy 16 bit data  Register pair E... cpopy 16 bit data  Register pair Example  : Copy  16 bit  data 3 E 21H  in register pair BC Solution   :The  statement  is LXI B 3E 21H 16  bit data  3E 21H in reg

Superposition theorem, observation on superposition theorem observation on superposition theorem