Interrupt system based on 8259 a-microprocessor, Assembly Language

Interrupt System Based on Single 8259 A

The 8259A is contained in a 28-pin dual-in-line package that need only a + 5-V supply voltage.  Its organization is shown in given figure along with its associates to a maximum mode system. Its pins (other than the ground pins and supply voltage) are defined as follows:

D7-DO - For communicating with the CPU over the data bus. On a few systems bus drivers might be required, but on the other systems direct connections can be used.

INT - It is used to send interrupt request signals to the CPU.

INTA - it is used to receive interrupt acknowledge signals from the CPU. The 8259A consider that an acknowledgment consists of two negative pulses, thus making it is compatible with 8086/8088 systems.

RD - it is used to signal the 8259A that it is to place the contents of the IRR ,ISR, or IMR, register or a priority level on the data bus. These possibilities is placed on the bus depends on the state of the 8259A and is discussed below.

1448_8259 A.jpg

WR - To signal the 8259A that it is to receive data from the data bus and us the data to set the bits in the command words.

CS - For indicating that the 8259A is being accessed. This pin is linked to the address bus through the decoder logic that compares the high-order bits of the address of the 8259A with the address presently on the address bus.  Input to this pin may be combined with S2 to give the ready signal.

AO - For indicating which port of the 8259A is being accessed.  2 addresses might be booked in the I/O address space for each 8259A in the system.

IR7-IRO - For receiving interrupt requests from I/O interfaces or other 8259As mentioned to as slaves.

CAS2-CASO - To recognize a specific slave device.

SP/EN  - For 1 of 2 purposes; either as an input to decide whether the 8259A is to be either as a slave (SP/EN = 0) or a master (SP/EN = 1) as an output to disable the data bus transceivers when data are being transferred from the 8259A to the CPU. Whether the SP/EN pin is utilized as an input or output depends on the buffer mode discussed below.

Posted Date: 10/10/2012 8:33:45 AM | Location : United States







Related Discussions:- Interrupt system based on 8259 a-microprocessor, Assignment Help, Ask Question on Interrupt system based on 8259 a-microprocessor, Get Answer, Expert's Help, Interrupt system based on 8259 a-microprocessor Discussions

Write discussion on Interrupt system based on 8259 a-microprocessor
Your posts are moderated
Related Questions
code, Assembly Language How to print strings in Right Triangle form?

Difference between div and idiv

NEG: Negate:- The negate instruction forms the 2's complement of the particular destination in the instruction. For obtaining 2's complement, it subtracts the contents of destinat

String Manipulation Instruction A series of words or data bytes are available in memory at consecutive locations, to be mention to individually or collectively, are known as by

Machine Coding the Programs So far we have describe five programs which were  written  for hand coding  by a programmer. In this, we will now have a deep look at how these prog

give the explaination of timing diagram minimum mode memory write cycle


1- Write an assembly program that:   a- Defines an array of 10 (word type)elements;   b- Finds out the number of negative elements   c- Calculate the summation of the posi

1. Write a program that calculates the Fibonacci series: 1, 1, 2, 3, 5, 8, 13, ….. (Except for the first two numbers in the sequence, each number is the sum of the preceding two n