Interrupt system based on 8259 a-microprocessor, Assembly Language

Interrupt System Based on Single 8259 A

The 8259A is contained in a 28-pin dual-in-line package that need only a + 5-V supply voltage.  Its organization is shown in given figure along with its associates to a maximum mode system. Its pins (other than the ground pins and supply voltage) are defined as follows:

D7-DO - For communicating with the CPU over the data bus. On a few systems bus drivers might be required, but on the other systems direct connections can be used.

INT - It is used to send interrupt request signals to the CPU.

INTA - it is used to receive interrupt acknowledge signals from the CPU. The 8259A consider that an acknowledgment consists of two negative pulses, thus making it is compatible with 8086/8088 systems.

RD - it is used to signal the 8259A that it is to place the contents of the IRR ,ISR, or IMR, register or a priority level on the data bus. These possibilities is placed on the bus depends on the state of the 8259A and is discussed below.

1448_8259 A.jpg

WR - To signal the 8259A that it is to receive data from the data bus and us the data to set the bits in the command words.

CS - For indicating that the 8259A is being accessed. This pin is linked to the address bus through the decoder logic that compares the high-order bits of the address of the 8259A with the address presently on the address bus.  Input to this pin may be combined with S2 to give the ready signal.

AO - For indicating which port of the 8259A is being accessed.  2 addresses might be booked in the I/O address space for each 8259A in the system.

IR7-IRO - For receiving interrupt requests from I/O interfaces or other 8259As mentioned to as slaves.

CAS2-CASO - To recognize a specific slave device.

SP/EN  - For 1 of 2 purposes; either as an input to decide whether the 8259A is to be either as a slave (SP/EN = 0) or a master (SP/EN = 1) as an output to disable the data bus transceivers when data are being transferred from the 8259A to the CPU. Whether the SP/EN pin is utilized as an input or output depends on the buffer mode discussed below.

Posted Date: 10/10/2012 8:33:45 AM | Location : United States







Related Discussions:- Interrupt system based on 8259 a-microprocessor, Assignment Help, Ask Question on Interrupt system based on 8259 a-microprocessor, Get Answer, Expert's Help, Interrupt system based on 8259 a-microprocessor Discussions

Write discussion on Interrupt system based on 8259 a-microprocessor
Your posts are moderated
Related Questions
Memory Address Decoding Binary Decoders - Decoders have 2n-inputs and n outputs, each input combination results in a single output line contain a 1, and all other lines contain

Conditional branch Instruction When these type of instructions are executed, they transfer control of execution to the address mention relatively in the instruction, provided t

III rd Generation Microprocessor: The single 3rd generation microprocessor chip having 64-pins began with the introduction of 16-bit Intel 8086 in 1978. The other essential

Assembly Language: Inside the 8085, instructions are really stored like binary numbers, not a very good manner to look at them and very difficult to decipher. An assembler is

PC Bus and Interrupt System The PC Bus utilized a bus controller, address latches, and data transceivers (bidirectional data buffers). 1) Bus controller : ( Intel 8288 Bus

Write a program to merge two sorted arrays to create a third sorted array containing all values from the two original arrays. Merge is a key component to the mergesort algorithm.

What is the hex for + and - under with a sum involved

Write a 32-bit program which when run, allows the user to select from a menu: (1)    Enter a Binary Number (2)    Enter a Decimal Number (3)    Enter a Hexadecimal Number

write an assembly language program to find average of odd numbers from an array of 8 bit numbers

IRET : Return from ISR:- When an interrupt service routine is called, before transferring control to it, the IP, CS  register and flag registers are stored in the stack to ment