Intel''s 8237 dma controller-microprocessor, Assembly Language

Intel's 8237 DMA controller :

1) The 8237 contain 4 independent I/O channels

2) It contains 27 registers, 7 of which are system-wide registers and 5 for each channel.

3) Out of 5 register: 4 are 16-bit and 1 is 6-bit. they are

  • DMA base address
  • DMA current address
  • DMA total
  • DMA remaining
  • 6-bit is the mode register

 

Posted Date: 10/10/2012 9:26:38 AM | Location : United States







Related Discussions:- Intel''s 8237 dma controller-microprocessor, Assignment Help, Ask Question on Intel''s 8237 dma controller-microprocessor, Get Answer, Expert's Help, Intel''s 8237 dma controller-microprocessor Discussions

Write discussion on Intel''s 8237 dma controller-microprocessor
Your posts are moderated
Related Questions
ROR : Rotate Right without Carry: This instruction rotates the contents of destination operand to the bit-wise right either by one or by the count specified in register CL, exclud

write an assembly language program that has two subroutines : one for encrypting alphabates of a string and second fo decrypting the encoded string . in encryption simply converta

Pin functions for the minimum mode operation of 8086 are following: 1) M/I/O -Memory/IO: This is a status line logically equivalent to S2 in maximum mode. When it is low, it

write a Mips program that read a string AND PRINT IT ON THE SCREEN

Convert 751 to hex and show what it would look like stored at TheNumber WORD ? (hint: answer in hex pairs)

What is the hex for + and - under with a sum involved

DIV: Unsigned Division:- This instruction performs unsigned division operation. It divides an unsigned word or double word by a 16-bit or 8-bit operand. The dividend might be in t

Internal Hardware-Interrupts Internal hardware-interrupts are the outcome of sure situations that occur during the execution of a program, for example. Divide by 0. The interru

Typical link to modems for synchronous and asynchronous transmissions are shown in Figure. With regard to the synchronous connections it is consider that the timing is controlled

Read Architecture: Look Through Main memory that located is conflicting the system interface. The least concerning feature of this cache unit is that it remain between the proc