Intel''s 8237 dma controller-microprocessor, Assembly Language

Intel's 8237 DMA controller :

1) The 8237 contain 4 independent I/O channels

2) It contains 27 registers, 7 of which are system-wide registers and 5 for each channel.

3) Out of 5 register: 4 are 16-bit and 1 is 6-bit. they are

  • DMA base address
  • DMA current address
  • DMA total
  • DMA remaining
  • 6-bit is the mode register

 

Posted Date: 10/10/2012 9:26:38 AM | Location : United States







Related Discussions:- Intel''s 8237 dma controller-microprocessor, Assignment Help, Ask Question on Intel''s 8237 dma controller-microprocessor, Get Answer, Expert's Help, Intel''s 8237 dma controller-microprocessor Discussions

Write discussion on Intel''s 8237 dma controller-microprocessor
Your posts are moderated
Related Questions
The addressing modes for the sequential control transfer instructions are described below:   1. Immediate: Immediate data is a part of instruction,in this type of addressin

Machine Level Programs In this section, a few machine levels programming instance, rather then, instruction sequences are presented for comparing the 8086 programming with that

Pin functions for the minimum mode operation of 8086 are following: 1) M/I/O -Memory/IO: This is a status line logically equivalent to S2 in maximum mode. When it is low, it


Write a MC68H12 assembly language program to find the largest number in an array of ten 8-bit numbers. The array is stored in memory locations starting at address $1100. Use branch

Write an assembly language program that will display (print) a list of the Decades 2010, 2020, 2030... 2100 to the screen using a while loop.

wap proram for bthe addition of two 3*3 matrix

Conditional branch Instruction When these type of instructions are executed, they transfer control of execution to the address mention relatively in the instruction, provided t

Modes of 8254 :   Mode 0 (Interrupt on Terminal Count)-GATE which value is 1 enables counting and GATE  which value is 0 disables counting, and GATE put not effect on

Physical Memory Mapped I/O and Port I/O : CPU controlled I/O comes in 2 ways. Simply the difference is whether we utilize the normal memory addresses for I/O, this is mention