Intel architecture, Computer Engineering

INTEL ARCHITECTURE - 64 ( IA-64)

IA-64 (Intel Architecture-64) is a 64-bit processor architecture developed in cooperation by Intel and Hewlett-Packard, executed by processors such as Itanium. The objective of Itanium was to produce a "post-RISC era" architecture using EPIC (Explicitly Parallel Instruction Computing).

EPIC Architecture

In this system a complex decoder system study each instruction as it flows by the pipeline and sees which can be fed off to operate in parallel across the available implementation units - e.g., a sequence of instructions for performing the computations

A = B + C and

D = F + G

These will be independent of each other and will not affect to each other, and so they can be fed into two different implementations units and run in parallel. The ability to remove instruction level parallelism (ILP) from the instruction stream is necessary for good performance in a modern CPU.

Predicting which code can and cannot be divide up this way is a very difficult task. In many cases the inputs to one line are dependent on the output from a different, but only if some other condition is true. For instance, take the slight modification of the example noted before, A = B + C; IF A==5 THEN D = F + G. In this case the calculations stay independent of the other, but the second command needs the results from the first calculation in order to know if it should be run at all.

Posted Date: 3/5/2013 5:40:24 AM | Location : United States







Related Discussions:- Intel architecture, Assignment Help, Ask Question on Intel architecture, Get Answer, Expert's Help, Intel architecture Discussions

Write discussion on Intel architecture
Your posts are moderated
Related Questions
i want to make final year project in wireless.please help me to decide the topic???????

State the term- Interviewing This involves a one to one question & answer session between analyst and customer/employee. A good method if analyst wants to probe deeply into on

We have not considered the time element in our decoding. An important time for decoding is the time from the address strobe (AS) to when the data is required in a read.   Time


Q. Executing a parallel algorithm? Multiple processors need synchronization with one another when executing a parallel algorithm. So task which is running on processor X may ha

Arbitrary categorisation - learning decision trees: Through visualising  a set of boxes with some balls in. There if all the balls were in a single box so this would be nicely

IA-64 (Intel Architecture-64) is a 64-bit processor architecture created in cooperation by Hewlett-Packard and Intel applied by processors like Itanium. The objective of Itanium wa

What is Fork Clk gets its value after 1 time unit, reset after 10 time units, enable after 5 time units, data after 3 time units. All the statements are executed in parallel.

Find a 3NF decomposition of the following relation scheme: University (Faculty, Dean, Department, Chair, Professor, Rank, Student}. The University relation satisfies the following

What do you mean by ‘Bresenham’s him Algorithm?