Illustrate function of 4-input multiplexer using basic gates, Computer Engineering

Illustrate functional diagram of digital multiplexer. Write the scheme of a 4- input multiplexer using basic gates (AND/OR/NOT) and explain its operation.

Ans:

Multiplexer: Data selector or MUX is a logic circuit selects binary information from one of several input and directs this to a single output line. Selection of the individual input line is controlled through a set of selection lines. Generally there are 2n input lines and respectively n selection lines.

Here 4 inputs that are I1 I0 I2 I3 and two selection line as S0 and S1. Depending on the bit combination of S0 and S1 one of the inputs is moved to the output. Fundamentally there is a decoder circuit along with one input for each bit of information and one OR gate linked to the output. If So, Si = 00, then first AND gate will contain the two inputs as one output will depend upon I0. At similar time outputs of all other AND gates are Zero.

The multiplexer is a combinational circuit that is individual most broadly utilized standard circuit in digital design. This has N select lines 2N inputs and a particular output.

Multiplexer:-

Y = S‾1S‾0 I0 + S‾1S0 I1 + S1S‾0I2  + S1S0 I3

Truth table of 4x1 Mux

Select inputs

Output

S1

S0

Y

0

0

I0

0

1

I1

1

0

I2

1

1

I3

1121_Circuit Diagram of 4 X 1 MUX using basic gate.png

Circuit Diagram of 4 X 1 MUX using basic gate

Posted Date: 5/4/2013 5:36:11 AM | Location : United States







Related Discussions:- Illustrate function of 4-input multiplexer using basic gates, Assignment Help, Ask Question on Illustrate function of 4-input multiplexer using basic gates, Get Answer, Expert's Help, Illustrate function of 4-input multiplexer using basic gates Discussions

Write discussion on Illustrate function of 4-input multiplexer using basic gates
Your posts are moderated
Related Questions
In a two stage network there are 512 inlets and outlets, r=s=24. If the probability that a given inlet is active is 0.8, calculate: Blocking probability Given: N =M =512,

describe the block diagram of a system showing the following microprocessor memory system buses

Which one is an error reporting protocol? An error reporting protocol is ICMP.

Q. Illustration what is the cause of Brownian motion? Answer:- Molecules in a gas move freely, randomly, constantly in all directions and at high speeds. They are capable

Q. Define syntax of barrier directive? Barrier Directive  The syntax of barrier directive is  #pragma omp barrier When a thread attains barrier it waits till all threa

I n a time division space switch the size of the control memory is N and its Width:  (A) Log 10 M  (B) Log e M  (C) Log N M  (D) Log 2 M Where N are the ou


Design issues:  To complete the maximum processor utilization in a multithreaded architecture, the following design issues have to be addressed: Context Switching time: S

Differentiate between program translation and program interpretation. The program translation model makes the execution gap through translating a program written in a program

Traffic Handling Capacity is given by (A)  Switching capacity × Theoretical maximum load (B)  Switching capacity / Theoretical maximum load (C)  Theoretical maximu