Illustrate function of 4-input multiplexer using basic gates, Computer Engineering

Illustrate functional diagram of digital multiplexer. Write the scheme of a 4- input multiplexer using basic gates (AND/OR/NOT) and explain its operation.

Ans:

Multiplexer: Data selector or MUX is a logic circuit selects binary information from one of several input and directs this to a single output line. Selection of the individual input line is controlled through a set of selection lines. Generally there are 2n input lines and respectively n selection lines.

Here 4 inputs that are I1 I0 I2 I3 and two selection line as S0 and S1. Depending on the bit combination of S0 and S1 one of the inputs is moved to the output. Fundamentally there is a decoder circuit along with one input for each bit of information and one OR gate linked to the output. If So, Si = 00, then first AND gate will contain the two inputs as one output will depend upon I0. At similar time outputs of all other AND gates are Zero.

The multiplexer is a combinational circuit that is individual most broadly utilized standard circuit in digital design. This has N select lines 2N inputs and a particular output.

Multiplexer:-

Y = S‾1S‾0 I0 + S‾1S0 I1 + S1S‾0I2  + S1S0 I3

Truth table of 4x1 Mux

Select inputs

Output

S1

S0

Y

0

0

I0

0

1

I1

1

0

I2

1

1

I3

1121_Circuit Diagram of 4 X 1 MUX using basic gate.png

Circuit Diagram of 4 X 1 MUX using basic gate

Posted Date: 5/4/2013 5:36:11 AM | Location : United States







Related Discussions:- Illustrate function of 4-input multiplexer using basic gates, Assignment Help, Ask Question on Illustrate function of 4-input multiplexer using basic gates, Get Answer, Expert's Help, Illustrate function of 4-input multiplexer using basic gates Discussions

Write discussion on Illustrate function of 4-input multiplexer using basic gates
Your posts are moderated
Related Questions
Problem 1 Prove that :- x(x + y) = x by using identities 2 Write a short note on Analog to Digital Converter (ADC) 3 Differentiate between sequential and combinational ci

Non-Uniform Memory Access Model (NUMA) In shared memory multiprocessor systems, local memories can be joined with every processor. The group of every local memories form the gl

Question: (a) Primary and secondary memory differs in their way they access data: (i) Mention the four generic access methods usually present in a computer system. (ii) E

Q. Illustrate working of Magnetic Bubble Memories? In many materials like garnets on applying magnetic fields certain cylindrical areas whose direction of magnetization is oppo

What are the restrictions on Subscreens? Subscreens have various restrictions.  They cannot: Set their own GUI status Have a named OK code Call another screen

What is Tri-state logic ? Ans. Tri-state Logic: In common logic circuits, there are two states of the output, as LOW and HIGH. If the output is not in the LOW state, this

Byteland county is very famous for luminous jewels. Luminous jewels are used in making beautiful necklaces. A necklace consists of various luminous jewels of particular colour. Nec

The scope of the experts system is very limited. It cannot work outside the field it is being used. The users knowledge is required to adjust to new situation. To reduce

Structural Classification Flynn's classification explains the behavioural idea and doesn't take concern into the computer's structure. Parallel computers can be categorized bas

Define Alphabet and String? A finite set of symbols is termed as alphabet. An alphabet is frequently signified by sigma, yet can be specified any name. B = {0, 1} here B is