How 74147 series ttl can be used as a decimal-to-bcd encoder, Computer Engineering

Illustrate how 74147 series TTL can be used as a decimal-to-BCD encoder.

Ans. Available IC in 74 series is 74147 that is a priority encoder. Such IC has active low inputs and outputs. The significance of the word priority can be realized from the truth table. For example if 2 and 5 are low, the output will be consequent to 5 that has a higher priority than 2 that is the highest numbered input has priority over lower numbered inputs.

While an exact number is to be fed to the digital circuit in BCD code, then the switch consequent to which number is pressed.

Truth table of 74147

Active low decimal input's                                                           Active low BCD

outputs

1

2

3

4

5

6

7

8

9

D

C

B

A

1

1

1

1

1

1

1

1

1

1

1

1

1

0

1

1

1

1

1

1

1

1

1

1

1

0

X

0

1

1

1

1

1

1

1

1

1

0

1

X

X

0

1

1

1

1

1

1

1

1

0

0

X

X

X

0

1

1

1

1

1

1

0

1

1

X

X

X

X

0

1

1

1

1

1

0

1

0

X

X

X

X

1

0

1

1

1

1

0

0

1

X

X

X

X

1

1

0

1

1

1

0

0

0

X

X

X

X

X

X

X

0

1

0

1

1

1

X

X

X

X

X

X

X

X

0

0

1

1

0

 

1372_74147 series TTL used as a decimal-to-BCD encoder.png

74147 series TTL used as a decimal-to-BCD encoder

Posted Date: 5/4/2013 5:52:52 AM | Location : United States







Related Discussions:- How 74147 series ttl can be used as a decimal-to-bcd encoder, Assignment Help, Ask Question on How 74147 series ttl can be used as a decimal-to-bcd encoder, Get Answer, Expert's Help, How 74147 series ttl can be used as a decimal-to-bcd encoder Discussions

Write discussion on How 74147 series ttl can be used as a decimal-to-bcd encoder
Your posts are moderated
Related Questions

where can I find detailed explanation of 6 stage and 7 stage pipeline ??

Instruction execution is performed in CPU registers. Although before we define process of instruction execution let's first give details on Registers (temporary storage location in

Give an intuitive explanation of why the maximum throughput, for small beta, is approximately the same for CSMA slotted Aloha and FCFS splitting with CSMA. Show the optimal expecte

Q. Explain about Interrupt-Processing Sequence? The occurrence of an interrupt fires a numbers of events both in processor hardware and software. Figure below displays a sequen

Which the digital logic family has the lowest propagation delay time ? Ans. ECL is the digital logic family that has the lowest propagation delay time. In ECL lowest propagati

Problem 1. Explain briefly the process of matching production rules against working memory 2. What are the different kinds of knowledge that need to be represented in AI? Ex

Initial thought process: Design a script which was simple and user friendly.  Integrate procedures/functions to extract data under the hood.  I focused on giving the user the o

You have two counters counting up to 16, built through negedge DFF, First circuit is synchronous and second is "ripple" as cascading, which circuit has a less propagation delay? Wh

DMA controllers in computer system:   DMA Controller   Part of the I/O device interface   DMA Channels   Performs functions that in general would be performed by t