Holding current - thyristor , Electrical Engineering

Holding current

The holding  current is  the value  of on state  current  required  to maintain  conduction once the  device  the device has  fully timed  on and  the  gate current  has been removed. The  on state  current  must have  previously  exceeded the  latching current  Ti. To  turn  off A thyristor  the load current  must remain   below  Iii for sufficient time to tallow a return to the off state. This condition must be met  at the  highest operating junction temperature. Therefore it is the  minimum value of  anode current below which it must fall for taming off the thyristor. It  may also  define as the minimum anode current that must  be following  to keep  the device in a regenerative on state  condition. Below this holding  current  value the device  will return  to a blocking  state of  condition.

Posted Date: 4/2/2013 7:59:05 AM | Location : United States







Related Discussions:- Holding current - thyristor , Assignment Help, Ask Question on Holding current - thyristor , Get Answer, Expert's Help, Holding current - thyristor Discussions

Write discussion on Holding current - thyristor
Your posts are moderated
Related Questions
What is the purpose of carry (c) flag and zero (z) flag? Carry flag conatins the carry after addition or borrow after subtraction. This carry flag also shows error conditions,

Time constant Time constant, defines as time for current achieve maximum (IM) if this maintain the early promotion rate current.

Q. Grade of Service In loss systems? Grade of Service : In loss systems, traffic carried by the network is normally lower than actual traffic offered to the network by subscri


With a maximum excess delay of and a chip duration of , the multipath components fall in delay bins. This means that we experience leakage of energy between chips and the channel i

SR FLIP-FLOP (SRFF) The symbol for the SRFF is shown in Figure (a), in which S stands for "set," R stands for "reset" on the input side, and there are two outputs, the normal o


Q. In The Drain Characteristics Of FET What Does The Region At Pinch Off? Field Effect Transistors (FETs) utilize a conductive channel whose resistance is controlled by an appl

Q. Consider the dual-slope A/D converter of Figure. (a) Calculate the total charge on the integrator due to the input voltage Vin during the signal integration time T. (b) Ob

what is the digital logic circuit for binary divider?