Hazard (computer architecture), Computer Engineering

Hazard (computer architecture):

In the computer architecture, a hazard is a possible problem that can occurs in a pipelined processor. It concern to the possibility of erroneous computation when a CPU tries to simultaneously execute multiple instructions which exhibit data dependence. There are typically 3 types of hazards:1) branching hazards 2) structural hazards and  3) data hazards (control hazards).

Instructions in a pipelined processor are executed in various stages, so that at  any given time many instructions are being executed, and instructions cannot be completed in the required order.

A hazard takes place when two or more of these simultaneous (possibly out of order) instructions conflict.

i) Data hazards

a)RAW - Read After Write

b) WAR - Write After Read

c) WAW - Write After Write

ii) Structural hazards

iii) Branch (control) hazards

iv) Eliminating hazards

a)Eliminating data hazards

b) Eliminating branch hazards 


Posted Date: 10/13/2012 4:00:55 AM | Location : United States

Related Discussions:- Hazard (computer architecture), Assignment Help, Ask Question on Hazard (computer architecture), Get Answer, Expert's Help, Hazard (computer architecture) Discussions

Write discussion on Hazard (computer architecture)
Your posts are moderated
Related Questions
Vliw Architecture Superscalar architecture was designed to develop the speed of the scalar processor. But it has been realized that it is not easy to execute as we discussed pr

what is complex instruction set computer and reduced complex instruction set computer

a) Total available bandwidth = 1 Mbps = 1000 Kbps Each user requires send data at the rate of = 500 kbps As it is circuit switched network we have to dedicate the bandwidth So the

Real time clock A real-time clock keeps the time in real time - i.e. in hours and minutes. Software for the real-time clock comprises an interrupt service procedure which is c

Convert the following into SOP form 1. (A+B) (B'+C) (A'+ C) 2. (A'+C) (A'+B'+C') (A+B') 3. (A+C) (AB'+AC) (A'C'+B)

Q. Illustrate processor arrangements? HPF$ PROCESSORS P2 (4, 3) !HPF$ TEMPLATE T2 (17, 20) !HPF$ DISTRIBUTE T2 (BLOCK, *) ONTO P1 Means that first dimension of T2 woul

Problem : (a) Show whether or not a standard format for representing data, such as XML, is needed. (b) Using an appropriate example, describe how data is organized in a dat

In a raw Itanium, a 'Processor Abstraction Layer' (PAL) is incorporated in system. When it's booted PAL is loaded in the CPU and provides a low-level interface which abstracts a nu

Q. Describe about Physical Systems? Physical Systems are tangible entities which may be dynamic or static.   Computer Systems, Buildings,Vehicles etc. are illustrations of p

Matlab already handles naturally easy LaTeX encodings that permit introducing Greek lettters or modifying the font size and appearance in plots.