Hazard (computer architecture), Computer Engineering

Hazard (computer architecture):

In the computer architecture, a hazard is a possible problem that can occurs in a pipelined processor. It concern to the possibility of erroneous computation when a CPU tries to simultaneously execute multiple instructions which exhibit data dependence. There are typically 3 types of hazards:1) branching hazards 2) structural hazards and  3) data hazards (control hazards).

Instructions in a pipelined processor are executed in various stages, so that at  any given time many instructions are being executed, and instructions cannot be completed in the required order.

A hazard takes place when two or more of these simultaneous (possibly out of order) instructions conflict.

i) Data hazards

a)RAW - Read After Write

b) WAR - Write After Read

c) WAW - Write After Write

ii) Structural hazards

iii) Branch (control) hazards

iv) Eliminating hazards

a)Eliminating data hazards

b) Eliminating branch hazards 

 

Posted Date: 10/13/2012 4:00:55 AM | Location : United States







Related Discussions:- Hazard (computer architecture), Assignment Help, Ask Question on Hazard (computer architecture), Get Answer, Expert's Help, Hazard (computer architecture) Discussions

Write discussion on Hazard (computer architecture)
Your posts are moderated
Related Questions
Question 1: (a) How would you explain human reasoning? (b) Explain the different types of human reasoning? Question 2: (a) What are the computational factors affec

What are the different industries which use this marketing tool? Ans) Many dissimilar companies can use this tool for developing their business plan but it is often three main

Q. Illustrate Characteristic tables of flip-flops? Excitation Tables Characteristic tables of flip-flops present the subsequent state when inputs and present state are kno

Objectives After examining this unit, learner's will be able to understand discuss the importance and needs of interconnection network; explain the part of interconn

A three stage network is designed with the following parameters: M=N=512, p = q = 16 and α = 0.65. Calculate the blocking probability of the network, if s=16. Symbols carry th

Q. Show Division and multiplication operation? These operations can be represented as x + y = (N x   × 2 Ex-Ey + N y ) × 2 Ey and x-y = (N x × 2 Ex-Ey -N y ) × 2 Ey

What is one-way association? One-way association means association will traverse in only in one direction and implement using the actual implementation. If the multiplicity is

What do you mean by memory mapped I/O? In Memory mapped I/O, there is no particular input or output instructions. The CPU can manipulate I/O data residing in interface register

IT Management 1. Describe how the IT infrastructure is designed. 2. Explain briefly the audit planning phase in IT Audit 3. Explain localized and distributed load balanci

A design for the seven segment decoder is required. The decoder has four inputs which represent a number from 0 to 9 in binary and seven outputs which are connected to the seven