Format of control register-microprocessor, Assembly Language

Format of Control Register

The format for the control register is given in Figure. Bit 0 of this register might be one before data may be output  and  bit  two  might be  one  before  data  can  be  received.  Programmed   answering of a modem is accomplished by setting bit 1 to 1 since this forces the DTR pin to zero and the complement of DTR is usually linked to the CD line from the modem. Bit 3 equal to 1 force TxD to 0, thus causing break characters to be transmitted. Setting bit 4 to 1 causes every error bits in the status register to be cleared (the bits that are set when overrun, framing and parity errors occur). Bit 5 is utilized for sending a Request to send signal to a modem. If the complement of the RTS pin is linked to a modem's CA line, then a one put in bit5 will cause the CA line to go high.  Setting bit 6 causes the8251 A to be reinitialized and the reset sequence to be re-entered (for instance a return is made to the top of the flowchart shown in Figure and the next output will be to the mode register). Bit seven is utilized just with the synchronous mode. When set, it causes the 8251A to start a bit-by-bit search for a sync character or sync characters.

358_format control register.jpg

Posted Date: 10/10/2012 7:58:05 AM | Location : United States







Related Discussions:- Format of control register-microprocessor, Assignment Help, Ask Question on Format of control register-microprocessor, Get Answer, Expert's Help, Format of control register-microprocessor Discussions

Write discussion on Format of control register-microprocessor
Your posts are moderated
Related Questions
write a Mips program that read a string AND PRINT IT ON THE SCREEN

1. Start your program at address $8500. To do this you need to inform the assembler, through the EQU and ORG assembler directives, that you want your program to start at $8500. Thi

OR: Logical OR: The OR instruction carries out the OR operation in the similar way as described in case of the AND operation. The restriction on source and destination operands ar

Interrupt System Based on Single 8259 A The 8259A is contained in a 28-pin dual-in-line package that need only a + 5-V supply voltage.  Its organization is shown in given figur


* * * * **** * * * * * How can i print this help me pls

use">http://www.raritanval.edu/uploadedFiles/faculty/cs/full-time/Brower/CISY256/2013Spring/CISY256%20Assembly%20Project.pdf use microsoft visual 2010 and http://www.asmirvine.c

There are 3 kinds of OCWs. The command word OCWI is utilized for masking the interrupt requests; when the mask bit corresponding to an interrupt request is value 1, then the requ


Segment Registers The 8086 addresses a segmented memory unlike 8085. The complete 1 megabyte memory, which 8086 is capable to address is divided into 16 logical segments.Thusea