Format of control register-microprocessor, Assembly Language

Format of Control Register

The format for the control register is given in Figure. Bit 0 of this register might be one before data may be output  and  bit  two  might be  one  before  data  can  be  received.  Programmed   answering of a modem is accomplished by setting bit 1 to 1 since this forces the DTR pin to zero and the complement of DTR is usually linked to the CD line from the modem. Bit 3 equal to 1 force TxD to 0, thus causing break characters to be transmitted. Setting bit 4 to 1 causes every error bits in the status register to be cleared (the bits that are set when overrun, framing and parity errors occur). Bit 5 is utilized for sending a Request to send signal to a modem. If the complement of the RTS pin is linked to a modem's CA line, then a one put in bit5 will cause the CA line to go high.  Setting bit 6 causes the8251 A to be reinitialized and the reset sequence to be re-entered (for instance a return is made to the top of the flowchart shown in Figure and the next output will be to the mode register). Bit seven is utilized just with the synchronous mode. When set, it causes the 8251A to start a bit-by-bit search for a sync character or sync characters.

358_format control register.jpg

Posted Date: 10/10/2012 7:58:05 AM | Location : United States







Related Discussions:- Format of control register-microprocessor, Assignment Help, Ask Question on Format of control register-microprocessor, Get Answer, Expert's Help, Format of control register-microprocessor Discussions

Write discussion on Format of control register-microprocessor
Your posts are moderated
Related Questions
Part A: Bitwise Logical and Shift Operations Create a SPARC assembly language program that extracts a bit-field from the contents of register %l0. The position of the rightmos

Why is the capability to relocate processes desirable?

The main objective of the assignment is to explore the knowledge regarding parallel ports of a computer system. You can read and write datato/from the parallel port using IN and OU

LDS/LES Instruction execution :  LAHF : Load AH from Lower Byte of Flag: - This instruction loads the AH register with the lower byte of the flag register. This instruction ca

Display control 8279  provides  a  16  byte  display  memory  and  refresh  logic.  Every address in the display memory corresponds to a display unit with address zero represen


Sum of series of 10 numbers and store result in memory location total

what is the hex value in ax after executing the instructions ax= 1E8A bx=4080 add al,bl sub ah,bh

MOVSW/MOVSB : Move String Word or String Byte: Imagine a string of bytes, stored in a set  of consecutive memory locations is to be moved to another set of  the destination locati

TEST : Logical Compare Instruction: The TEST instruction performs bit by bit logical AND operation on the 2 operands. Each bit of the result is then set to value I, if the equival