Fixed bias, Electrical Engineering

Fixed bias (base bias):

1496_Fixed bias.png

Diagram: Fixed bias (Base bias)

This type of biasing is also known as base bias. In the instance above figure, the single power source (for instance, a battery) is employed for both collector and base of transistor, even though separate batteries can as well be used.

In the given circuit,

Vcc = IBRB + Vbe

Hence,

IB = (Vcc - Vbe)/RB

For a specific transistor, Vbe does not change significantly during use. Since Vce is of fixed value, on selection of RB, the base current IB is fixed. Hence this kind is termed as fixed bias type of circuit.

As well for given circuit,

Vcc = ICRC + Vce

Hence,

Vce = Vcc - ICRC

The common-emitter current gain of a transistor is a significant parameter in circuit design, and is fixed on the data sheet for a particular transistor. It is represents as β on this page.

Because

IC = βIB

We can acquire IC as well. In this way, operating point given as (Vce,IC) can be set for specific transistor.

Posted Date: 1/10/2013 7:05:43 AM | Location : United States







Related Discussions:- Fixed bias, Assignment Help, Ask Question on Fixed bias, Get Answer, Expert's Help, Fixed bias Discussions

Write discussion on Fixed bias
Your posts are moderated
Related Questions
How can i build 1-16 DEMUX using 1-8 DEMUX with logic gates only ?

disadvantages of shunt clippers

How to design an Oscillator Circuit (500 MHz range) with no Op amps?


Q. For a p-channel JFET in its active region, specify the polarities of voltages and the directions of conventional currents.

Design a low noise amplifier using an Infineon RF transistor BFP640. The amplifier is to be used to amplify the L2 GPS signal and so the centre frequency is 1227MHz and bandwidth 4

Q. What is a darlington pair?                             The Darlington circuit consists of two cascaded emitter followers with infinite emitter resistance in the first stage.

Illustrate in detail digital encoders. Illustrate the following with their application: Photo-conductive cell Photo-voltaic cell

Q. Design the low-pass filter shown in Figure (by determining L) to have a half-power frequency of 10 kHz.

DESIGN SR LATCH WITH UNIVARSAL LOGIC GATES.DRAW AND EXPLAIN THE LOGIC DIAGRAMS