Fixed arithmetic pipelines, Computer Engineering

Assignment Help:

Fixed Arithmetic pipelines

We obtain the example of multiplication of fixed numbers. The Two fixed-point numbers are added by the ALU using shift and add operations. This sequential implementation makes the multiplication a slow process. If we seem at the multiplication process cautiously, then we examine that this is the process of adding the multiple copies of shifted multiplicands as given below:

10_Fixed Arithmetic pipelines.png

Now, we can signify the following phases for the pipeline:

The first stage produces the partial product of the numbers, which shows the six rows of shifted multiplicands.
In the second phase, the six numbers are given to the two CSAs merging into four numbers.
In the third stage, there is a one CSA merging the numbers into 3 numbers.
In the fourth stage, there is a one number merging three numbers into 2 numbers.
In the fifth stage, the final two numbers are added through a CPA to get the last product.

These phases have been implemented using CSA tree as shown in Figure:-

2015_Fixed Arithmetic pipelines 1.png

Arithmetic pipeline for Multiplication of two 6-digit fixed numbers

Related Discussions:- Fixed arithmetic pipelines

Bubbling the pipeline - computer architecture, Bubbling the Pipeline: B...

Bubbling the Pipeline: Bubbling the pipeline (also known as a pipeline break or pipeline stall) is a technique for preventing, structural, data and branch hazards from taking p

Convert decimal number to ocatl number, Convert (177.25) 10 to octal A...

Convert (177.25) 10 to octal Ans. 177.25) 10 = ( ) 8 Firstly we take integer part Hence (177) 10 = (261) 8 Now as 0.25 x 8 = 2.00 and 0.00 x 8 = 0 Therefor

What will be the output of JK flipflop for J = 0 and K=1, For JK flipflop J...

For JK flipflop J = 0, K=1, the output after clock pulse will be ? Ans. J=0 and K=1, such inputs will reset the flip-flop, after the clock pulse. Therefore whatever be the earlie

Area under curve,

Find minimal expression for sop. draw gate network, Q Consider the followin...

Q Consider the following expression. Assume that complement inputs are available. F(A,B,C,D) = ∑m (1,2,6,9,10,14) + ∑d (4,7,8,11,12) a. Find minimal expression for SOP. Draw

Define rules for reducing karnaugh maps, Define Rules for Reducing Karnaugh...

Define Rules for Reducing Karnaugh Maps? The rules for reducing Karnaugh Maps (k- maps) are as follows: All of the 1's in the Karnaugh Map are called as minterms. The

Project, give sample prepaired software?

give sample prepaired software?

Low level language program, The commands (instructions) are native instruct...

The commands (instructions) are native instructions to the 68HC11 and therefore it is termed a low level language program. Examining the program the instructions (mnemonics) they a

Control unit micro-programmed, how a micro programmed control unit works?!

how a micro programmed control unit works?!

What is tri-state logic, Three Logic Levels are used and they are High, Low...

Three Logic Levels are used and they are High, Low, High impedance state. The high and low are normal logic levels & high impedance state is electrical open circuit conditions. Tri

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages