Explain the term granularity, Computer Engineering

Assignment Help:

Granularity

Granularity refers to the quantity of computation done in concurrent relative to the size of whole program. In concurrent computing, granularity is a qualitative measure of the ratio of calculation to communication.  According to granularity of a system, parallel processing systems may be splitted in two groups: coarse-grain systems and fine-grain systems. In fine-grained systems, parallel parts are relatively small, that means more frequent communication. They have low calculation to communication ratio and need high communication overhead.  In coarse grained systems concurrent parts are relatively large, that means more calculation and less communication. If granularity is also fine, it is possible that the overhead needed for communications and synchronization between tasks takes longer than computation. On the other side, in coarse-grain parallel systems, relatively greater amount of computational work is done. They have high computation to communication ratio as well as imply more chance for performance increase.

The degree of granularity in a system is determined by algorithm applied in addition the hardware surroundings in which this runs. On an architecturally impartial system, the granularity affects the performance of resultant program. The communication of data needed to begin a large process can take a substantial amount of time. Conversely, a large process will frequently have less communication to do for the duration of processing. A process might need only a small quantity of data to get going, but may require receiving more data to carry on processing, or may require to do lots of communication with other processes so as to perform its processing. In main cases the overhead linked with communications and synchronization is high relative to implementation speed so it's advantageous to have coarse granularity. 

 


Related Discussions:- Explain the term granularity

Design a 32:1 multiplexer, Design a 32:1 multiplexer using two 16:1 multipl...

Design a 32:1 multiplexer using two 16:1 multiplexers and a 2:1 multiplexer Ans. Design a 32 X 1 MUX by using two 16 X 1 MUX and one 2 X 1. Now here total 32 input lines

Design issues of interconnection network, Design Issues Of Interconnection ...

Design Issues Of Interconnection Network The following are the problems, which should be considered while preparing an interconnection network. 1)   Dimension and size of n

Determine 1''s complement representation of decimal number, 1's complement ...

1's complement representation of decimal number of -17 by using 8 bit representation is ? Ans. (17) 10 = (10001) 2 In 8 bit = 00010001 1's Complement = 11101110

Combining logic gates - boolean algebra, More complicated logic circuits ca...

More complicated logic circuits can be made byconnecting a number of simple logic gates.How do we decide how to connect the gates togive a particular function e.g. output Y?We need

The job allocation register, Signify this problem by means of: i.    An Ent...

Signify this problem by means of: i.    An Entity Relationship model; ii.    Relational tables. Pete's Programmers is a firm which supplies part time staff on contract to organisat

Determine less propagation delay in synchronous-ripple ckt, You have two co...

You have two counters counting up to 16, built through negedge DFF, First circuit is synchronous and second is "ripple" as cascading, which circuit has a less propagation delay? Wh

superscalar pipelining, Put an "X" next to any of the following that are R...

Put an "X" next to any of the following that are RISC CPU characteristics that show diffrence between RISC from CISC a) has limited addressing modes b) used in Motorola 6000 pro

What is a javabean, JavaBeans are reusable software components written in t...

JavaBeans are reusable software components written in the Java programming language, designed to be influenced visually by a software development environment, like JBuilder or Visu

Write the truth table to realize the function nand gate, For F = A.B.C +...

For F = A.B.C + B.C.D ‾ + A ‾.B.C, write  the  truth  table to realize the function using NAND gates only ? Ans. Logic Function given as F = ABC + BC‾D + A‾BC, simplification o

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd