Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about Deadlock Avoidance?
To prevent deadlocks two kinds of techniques are used:
1) Static prevention: It employs P and V operators in addition to Semaphores to allocate and deallocate shared resources in multiprocessor. Semaphores are created based on sleep wait protocol. The portion of programme where a deadlock may occur is termed as critical section. Semaphores are like control signals used for avoiding collision between processes.
P and V technique of Deadlock prevention acquaintances a Boolean value 0 or 1 to every semaphore. Two atomic operators, P and V are used to access critical section symbolized by the semaphore. The P(s) operation makes value of semaphore is to be raised by one if s is already at non-zero value.
The V(s) operation raises value of s by one if it's not already one. The equation s=1 denotes availability of resource and s=0 denotes non-availability of resource.
At the time of execution different processes may submit their requests for resources asynchronously. The resources are assigned to different processors in such a manner that they don't create circular wait. The disadvantage of static prevention is poor resource utilisation.
2) One additional method of deadlock prevention is dynamic deadlock avoidance. It ensures deadlocks on runtime condition that may bring in heavy overhead in distinguishing potential existence of deadlocks.
Explain dissimilar security protocols used for e-commerce applications. The e-commerce systems of today are composed of a number of components including: a commerce server, d
Given a four level hierarchical storage system consisting of: cache, primary storage, secondary storage, and tertiary storage. Suppose the following: programs may be executed on
What will occur when contents of register are shifter left, right? This is well known that into left shift all bits will be shifted left and LSB will be appended along with 0 a
Question 1: a) The aim of a computer network is to increase efficiency and reduce costs. Describe how networks achieve the above. b) Explain briefly how the bus topology op
Q. Write a menu driven program to perform addition and subtraction in base 5. Check that entered numbers are in base 5 or not else error message should be displayed.
List one advantage and one disadvantage of having large block size. Ans: Advantage: By using a huge block of memory is maximum process's accommodation that resulting is less no
How the simulation is done - Information from the satellites/sensors sent to computer - This data is compared to information stored on files ..... - ..... Which contain kno
Q. Explain Random-access Semiconductor Memories Q. What is Basic memory cell? Explain Two Dimension Memory Organization with diagram.
describe the block diagram of a system showing the following microprocessor memory system buses
the project database is avilable?
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd