Give the circuit of a TTL NAND gate and explain its operation in brief. Ans: Operation of TTL NAND Gate: Fig.(d) Demonstrates a TTL NAND gate with a totem pole output.   The    totem pole output implies that transistor T4 sits atop T3 in order to give low output impedance.  The low output impedance means a short time constant RC therefore the output can change rapidly from one state to the other. T1 is a multiple type emitter transistor. Such transistor can be thought of like a combination of various transistors along with a common collector and base. Multiple emitter transistors along with about 60 emitters have been developed. In this figure, T1 has 3 emitters thus there can be three inputs A, B, C. The transistor T2 functions as a phase splitter since the emitter voltage is out of phase along with the collector voltage. The transistors T3 and T4 by the totem pole output, the capacitance CL shows the stray capacitance and so on. The diode D is added to make sure that T4 is cut off while output is low. The voltage drop of diode D remains the base-emitter junction of T4 reverse biased therefore only T3 conducts while output is low. The operation can be described briefly by three conditions as specified below: Condition 1: At least one input is low (that is, 0).  Transistor T1 saturates. Thus, the base voltage of T2 is almost zero. T2 is cut off and forces T3 to cut off.  T4 functions as an emitter follower and couples a high voltage to load. Output is high (that is Y=1). Condition 2: Each input is high. The emitter base junctions of T1 are reverse biased. The collector base junction of T1 is forward biased. Therefore, T1 is in reverse active mode. The collector current of T1 flows in reverse direction. Because this current is flowing in the base of T2, the transistors T2 and T3 saturate and then output Y is low. Condition 3: The circuit is operating under II while one of the inputs becomes low. The consequent emitter base junction of T1 starts conducting and T1 base voltage drops to a low value.  Thus, T1 is in forward active mode. The high collector current of T1 shifts the stored charge in T2 and T3 and hence, T2 and T3 go to cut-off and T1 saturates and then output Y returns to high. Fig.(d) Logic Diagram of TTL NAND Gate with Totem Pole Output Posted Date: 5/4/2013 12:46:03 AM | Location : United States

Ask an Expert

Your posts are moderated

Write your message here..

Related Questions

Write shorts notes on remote procedure call, Write shorts notes on Remote P... Write shorts notes on Remote Procedure Call (RPC) The facility whihc was created to help the programmers write client server software is termed as Remote Procedure Call. Within

What is the protocol used by sap gateway process, What is the protocol used... What is the protocol used by SAP Gateway process? The SAP Gateway method communicates with the clients based on the TCP/IP Protocol.

What is a customer-to-business transaction, What is a customer-to-business ... What is a customer-to-business transaction? C2B (customer-to-business): The most significant activity into e-commerce isn’t selling. That is buying. Rather often which do

General principles of pruning, General principles of pruning: The gene... General principles of pruning: The general principles are such that: 1. Given a node N that can be chosen by player one, thus if there is another node, X, along any path,

What is called when network address prefixed by 1110, Network address prefi... Network address prefixed by 1110 is a? Network address prefixed through 1110 is a multicast address.

Explain about the term false path, Explain about the term false path? How i... Explain about the term false path? How it find out in circuit? What the effect of false path in circuit? By timing all the paths into the circuit the timing analyzer can find o

Disk operating system, Q. Disk operating system? The operating system (... Q. Disk operating system? The operating system (OS) is the first program that should be loaded into the memory of your PC before you can use it for any application. You can st

Illustrate working of t flip-flop, Q. Illustrate working of T Flip-Flop? ... Q. Illustrate working of T Flip-Flop? T (Toggle) flip-flop is attained from JK flip-flop by combining inputs J and K together. The implementation of T flip-flop is displayed in

Example of assembly program, Sample Program In this program we only dis... Sample Program In this program we only display: Line                             Offset Numbers                          -----------------Source Code-----------------

Design principles, The usability and user experience goalsprovidet heintera... The usability and user experience goalsprovidet heinteraction designer with high-level goals for the interactivep roduct. Thenextissueis how to design a product that satisfies thes