Explain a TTL NAND gate and its operation, Computer Engineering

Assignment Help:

Give the circuit of a TTL NAND gate and explain its operation in brief.

Ans:

Operation of TTL NAND Gate: Fig.(d) Demonstrates a TTL NAND gate with a totem pole output.   The    totem pole output implies that transistor T4 sits atop T3 in order to give low output impedance.  The low output impedance means a short time constant RC therefore the output can change rapidly from one state to the other. T1 is a multiple type emitter transistor. Such transistor can be thought of like a combination of various transistors along with a common collector and base. Multiple emitter transistors along with about 60 emitters have been developed. In this figure, T1 has 3 emitters thus there can be three inputs A, B, C. The transistor T2 functions as a phase splitter since the emitter voltage is out of phase along with the collector voltage. The transistors T3 and T4 by the totem pole output, the capacitance CL shows the stray capacitance and so on. The diode D is added to make sure that T4 is cut off while output is low. The voltage drop of diode D remains the base-emitter junction of T4 reverse biased therefore only T3 conducts while output is low. The operation can be described briefly by three conditions as specified below:

Condition 1: At least one input is low (that is, 0).  Transistor T1 saturates. Thus, the base voltage of T2 is almost zero. T2 is cut off and forces T3 to cut off.  T4 functions as an emitter follower and couples a high voltage to load. Output is high (that is Y=1).

Condition 2: Each input is high. The emitter base junctions of T1 are reverse biased. The collector base junction of T1 is forward biased. Therefore, T1 is in reverse active mode. The collector current of T1 flows in reverse direction. Because this current is flowing in the base of T2, the transistors T2 and T3 saturate and then output Y is low.

Condition 3: The circuit is operating under II while one of the inputs becomes low. The consequent emitter base junction of T1 starts conducting and T1 base voltage drops to a low value.  Thus, T1 is in forward active mode. The high collector current of T1 shifts the stored charge in T2 and T3 and hence, T2 and T3 go to cut-off and T1 saturates and then output Y returns to high.

1437_Logic Diagram of TTL NAND Gate with Totem Pole Output.png

Fig.(d) Logic Diagram of TTL NAND Gate with Totem Pole Output


Related Discussions:- Explain a TTL NAND gate and its operation

Where virtual memory is used, Where Virtual memory is used ? Ans. Virtu...

Where Virtual memory is used ? Ans. Virtual memory is utilized in all main commercial operating systems.

How does tcp take of wrapping over of sequence numbers, How does TCP take o...

How does TCP take of wrapping over of sequence numbers? To handle out of instruct deliveries, transport protocols utilize sequencing. The sending side attaches a sequence numbe

Why dynamic RAMs require refreshing, Explain briefly, why dynamic RAMs requ...

Explain briefly, why dynamic RAMs require refreshing? Ans: Due to the charge's natural tendency to distribute itself in a lower energy-state configuration that is, the charg

Explain the matlab working environment, This is the set of tools and facili...

This is the set of tools and facilities that you work with as the MATLAB user or programmer. It contains facilities for managing the variables in your workspace and importing and e

Show list files by dir command, Q. Show list files by Dir command? The ...

Q. Show list files by Dir command? The Dir command can also be used to list files from the exacting directory. For example, the list of files present in the WORD directory in d

Explain about the term false path, Explain about the term false path? How i...

Explain about the term false path? How it find out in circuit? What the effect of false path in circuit? By timing all the paths into the circuit the timing analyzer can find o

How wap gateway works, How WAP Gateway works? An significant feature of...

How WAP Gateway works? An significant feature of WAP is the maintain of telephony service integrated with micro browsing of data. aveAccess WAP Gateway functionss as a

Difference between finite automata and turing machine, What are the differe...

What are the difference between finite automata and Turing Machines?  Turing machine can alter symbols on its tape, while the FA cannot change symbols on tape.  Also  TM  has  a

We define our own match code id''s for sap matchcodes, Can we define our ow...

Can we define our own Match Code ID's for SAP Matchcodes? Yes, the number 0 to 9 are reserved for us to make our own Match Code Ids for a SAP described Matchcode object.

How the temperature effecting the delays in a chip, How the temperature eff...

How the temperature effecting the delays in a chip The delays are directly proportional to the temperature. As the temperature enhances the delays are enhances and chip wil

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd