Explain a TTL NAND gate and its operation, Computer Engineering

Give the circuit of a TTL NAND gate and explain its operation in brief.

Ans:

Operation of TTL NAND Gate: Fig.(d) Demonstrates a TTL NAND gate with a totem pole output.   The    totem pole output implies that transistor T4 sits atop T3 in order to give low output impedance.  The low output impedance means a short time constant RC therefore the output can change rapidly from one state to the other. T1 is a multiple type emitter transistor. Such transistor can be thought of like a combination of various transistors along with a common collector and base. Multiple emitter transistors along with about 60 emitters have been developed. In this figure, T1 has 3 emitters thus there can be three inputs A, B, C. The transistor T2 functions as a phase splitter since the emitter voltage is out of phase along with the collector voltage. The transistors T3 and T4 by the totem pole output, the capacitance CL shows the stray capacitance and so on. The diode D is added to make sure that T4 is cut off while output is low. The voltage drop of diode D remains the base-emitter junction of T4 reverse biased therefore only T3 conducts while output is low. The operation can be described briefly by three conditions as specified below:

Condition 1: At least one input is low (that is, 0).  Transistor T1 saturates. Thus, the base voltage of T2 is almost zero. T2 is cut off and forces T3 to cut off.  T4 functions as an emitter follower and couples a high voltage to load. Output is high (that is Y=1).

Condition 2: Each input is high. The emitter base junctions of T1 are reverse biased. The collector base junction of T1 is forward biased. Therefore, T1 is in reverse active mode. The collector current of T1 flows in reverse direction. Because this current is flowing in the base of T2, the transistors T2 and T3 saturate and then output Y is low.

Condition 3: The circuit is operating under II while one of the inputs becomes low. The consequent emitter base junction of T1 starts conducting and T1 base voltage drops to a low value.  Thus, T1 is in forward active mode. The high collector current of T1 shifts the stored charge in T2 and T3 and hence, T2 and T3 go to cut-off and T1 saturates and then output Y returns to high.

1437_Logic Diagram of TTL NAND Gate with Totem Pole Output.png

Fig.(d) Logic Diagram of TTL NAND Gate with Totem Pole Output

Posted Date: 5/4/2013 12:46:03 AM | Location : United States







Related Discussions:- Explain a TTL NAND gate and its operation, Assignment Help, Ask Question on Explain a TTL NAND gate and its operation, Get Answer, Expert's Help, Explain a TTL NAND gate and its operation Discussions

Write discussion on Explain a TTL NAND gate and its operation
Your posts are moderated
Related Questions
Q. Calculate Print Speed of printers? Speed at which a printer prints is generally an important issue. Though the printer has to take a certain time to print. Printing time ris

i read in b.tech 3year.i can go to hadrabad becouse read of branch parer.why the best instituies in hadrabad in purpus gate and branch paper

VuGen have two options to help debug Vuser scripts-the Run Step by Step command and breakpoints. The Debug settings in the Options dialog box permit us to verify the extent of the

What is Traffic Engineering? Traffic engineering gives the basis for analysis and design of telecommunication network to carry a specified traffic at an exact loss probability

Q. Describe about Digital Audio Tape? The most proper tape for backing up data from a disk today is Digital Audio Tape (DAT). It employs a 4mm tape covered in a cartridge. It e

Std Global within the project.  Class Global throughout the all project only thing is we require to set the type lib. Class Modules can be Instantiated.

Q. What is Interpolated Resolution? Every Scanner is accompanied by a software. This software can raise the apparent resolution of scan by a scheme known as Interpolation.  By

Why does Ethernet specify a minimum frame size. Ethernet frame gives a minimum frame size of 46 bytes. Whereas a data field of zero byte is legal, this causes a problem. While

write a programme to simulate a train station to automate

Vector-Memory Instructions : When vector operations with memory M are executed then these are vector-memory instructions. These instructions are denoted with the many function mapp