Eliminating hazards - computer architecture, Computer Engineering

Eliminating hazards of pipeline -  computer architecture:

We can delegate the work of eliminating data dependencies to the compiler, which can fill up in suitable number of NOP instructions between dependent instructions to ensure right operation, or re-order instructions whenever possible.

Other methods include on-chip solutions are given :

  •    Score boarding method
  •    Tomasulo's method

There are various recognized techniques for either preventing hazards from occurring, or working around them if they already take place.

 

 

Posted Date: 10/13/2012 4:25:57 AM | Location : United States







Related Discussions:- Eliminating hazards - computer architecture, Assignment Help, Ask Question on Eliminating hazards - computer architecture, Get Answer, Expert's Help, Eliminating hazards - computer architecture Discussions

Write discussion on Eliminating hazards - computer architecture
Your posts are moderated
Related Questions
Assume you own your own small party supply and rental business. You keep an Excel list of potential customers and clients who have rented or purchased from you in the past 2 years.


Accession number (bioinformatics), a unique identifier given to a biological polymer sequence (DNA, protein) when it is given to a sequence database.

Differentiate between AT and XT computer system? Ans    XT -> Extended and AT->Advanced Technology Some differences between PC and XT include the type of power supply initia

Q. Returns information about present virtual machine? int pvm_parent( void ) Returns the tid of process which spawned the calling process.  int pvm_tidtohost(


Give a solution for readers-writers problem using conditional critical regions. Solution for readers-writers problem using conditional critical regions: Conditional critical

For a non blocking crossbar configuration, taking N as the number of subscribers, there will be               number of cross points and _             number of switches for est

Give the circuit of a TTL NAND gate and explain its operation in brief. Ans: Operation of TTL NAND Gate: Fig.(d) Demonstrates a TTL NAND gate with a totem pole output.

What is called static and dynamic branch prediction? The branch prediction decision is always the similar every time a given instruction is implemented. Any approach that has t