Draw and elucidate the block diagram of programmable interrupt controller 8259. The 8259A adds 8 vectored priority encoded interrupts to microprocessor. It can be expanded to 64 interrupt requests by employing one master 8259A and 8 slave units. CS and WR should be decoded. Other connections are direct to microprocessor.  Pins D7 - D0: bidirectional data connection, IR7 - IR0: Interrupt request, used to request an interrupt and connect to a slave in a system with multiple 8259A. WR :-Connects to a write strobe signal (upper or lower in a 16 bit system) ,  RD :- Connects to IORC signal ,  INT :- Connects to INTR pin on the microprocessor from master and is connected to a IR pin on a slave  and  INTA :- Connects to INTA pin on the microprocessor.  In a system only master INTA signal is connected A0:- Selects different command words with in 8259A, CS: - Chip select - enables 8259A for control andprogramming, SP/EN: - Slave Program (1 for master, 0 for slave)/Enable Buffer (controls data bus transceivers in a large microprocessor based system when in buffered mode) and CAS2-CAS0:- Used as outputs from master to the slaves in cascaded systems.    Posted Date: 8/20/2013 2:35:02 AM | Location : United States

Ask an Expert

Your posts are moderated

Write your message here..

Related Questions

What is block scope, What is Block scope Block scope: The variables w... What is Block scope Block scope: The variables with block scope appear in a block or within the list of formal parameter declarations in a function definition. It is visible

Explain the functioning of firewall using screening router, Explain the fun... Explain the functioning of Firewall Using Screening Router. Firewall Using Screening Router: The risk of break-within is large along with this form of firewall: Eve

Define memory latency, Define Memory Latency? It is used to refer to th... Define Memory Latency? It is used to refer to the amount of time it takes to transfer a word of data to or from the memory.

Design 4 to 1 multiplexer with strobe input using nand gates, Design a 4 : ... Design a 4 : 1 multiplexer with strobe input using NAND gates. Ans. Design of 4 : 1 multiplexer with strobe input using NAND gates.

What is cache coherency, Cache coherence refers to the integrity of data st... Cache coherence refers to the integrity of data stored in local caches of a shared resource. Cache coherence is a special case of memory coherence. When clients in a system, mainly

Explain high performance of instruction execution, Q. Explain High performa... Q. Explain High performance of Instruction execution? High performance of Instruction execution: While mapping of HLL to machine instruction the compiler favours relatively sim

What is set screen, SET SCREEN With SET SCREEN the present screen simpl... SET SCREEN With SET SCREEN the present screen simply specifies the next screen in the chain , control branches to this next screen  as soon as the current screen has been proce

What is software engineering, Software engineering is:- The application... Software engineering is:- The application of a disciplined engineering move towards to the development of software systems. A body of information and knowledge in software d

What are parity generator and checker, What are parity generator and checke... What are parity generator and checker? Ans: While a digital signal is transmitted, this may not be received correctly through the receiver. At the receiving end this may o

Perfect fundamental logic - artificial intelligence, Perfect fundamental lo... Perfect fundamental logic - artificial intelligence: However, while it's theoretically  possible to do definite intelligent things (like prove some easy mathematics theorems a