Draw and elucidate the block diagram 8259, Computer Engineering

Draw and elucidate the block diagram of programmable interrupt controller 8259.

The 8259A adds 8 vectored priority encoded interrupts to microprocessor. It can be expanded to 64 interrupt requests by employing one master 8259A and 8 slave units. CS and WR should be decoded. Other connections are direct to microprocessor. 

Pins D7 - D0: bidirectional data connection, IR7 - IR0: Interrupt request, used to request an interrupt and connect to a slave in a system with multiple 8259A.

WR :-Connects to a write strobe signal (upper or lower in a 16 bit system) ,  RD :- Connects to IORC signal ,  INT :- Connects to INTR pin on the microprocessor from master and is connected to a IR pin on a slave  and  INTA :- Connects to INTA pin on the microprocessor.  In a system only master INTA signal is connected A0:- Selects different command words with in 8259A, CS: - Chip select - enables 8259A for control andprogramming, SP/EN: - Slave Program (1 for master, 0 for slave)/Enable Buffer (controls data bus transceivers in a large microprocessor based system when in buffered mode) and CAS2-CAS0:- Used as outputs from master to the slaves in cascaded systems. 

 

2345_micro.png

Posted Date: 8/20/2013 2:35:02 AM | Location : United States







Related Discussions:- Draw and elucidate the block diagram 8259, Assignment Help, Ask Question on Draw and elucidate the block diagram 8259, Get Answer, Expert's Help, Draw and elucidate the block diagram 8259 Discussions

Write discussion on Draw and elucidate the block diagram 8259
Your posts are moderated
Related Questions

Explain Clone process. A clone process is generated using primitive type clone by duplicating its parent process. However unlike traditional processes it might be share its con

what is ecs?

Q. What is Memory Interleaving? In this scheme main memory is splitted in 'n' equal-size modules and CPU has separate Memory Base register and Memory Address Register for every

Define addressing modes. The dissimilar ways in which the location of an operand is specified in an instruction are referred to as addressing modes.

Strong AI makes the bold claim that computers can be made to think on a level (at least) equivalent to humans. Weak AI only states that some "thinking-like" features can be added t

Which approaches do not require knowledge of the system state? Ans. Deadlock detection, deadlock prevention and deadlock avoidance; none of the given require knowledge of the s

Explain services of Application Layer. Application Layer: As the highest layer within the OSI reference model, the application layer gives services to the users of OSI env

haw to convert context free grammar to regular grammar

Bitmaps commonly use one bitmap for each single distinct value. Number of bitmaps used can be decreased by opting for a dissimilar type of encoding. Space can be optimized but when