Direct mapped strategy, Computer Engineering

Determine the layout of the specified cache for a CPU that can address 1G x 32  of memory.  show the layout of the bits per cache location and the total number of locations. 

a) The cache have 64K x 32 of data and has the fully associative strategy

b) The cache have 64K x 32 of data and has the direct mapped strategy

 c) The cache have 64K x 32 of data and has the two-way set-associative strategy

Posted Date: 3/21/2013 2:29:11 AM | Location : United States







Related Discussions:- Direct mapped strategy, Assignment Help, Ask Question on Direct mapped strategy, Get Answer, Expert's Help, Direct mapped strategy Discussions

Write discussion on Direct mapped strategy
Your posts are moderated
Related Questions
The combinational circuits employ the comparators for comparing the numbers and storing them on the basis of maximum and minimum functions. Likewise in the interconnection networks

What are Attributes?  Attributes are declarative tags in code that insert additional metadata into an assembly. There exist two types of attributes in the .NET Framework: Pred

Your shell must accept the exit command. This command will be in the form: e x i t When you encounter this command, your shell should terminate. Please note that when you

How do we merge an image from a file to the current image in GIMP? Ans) Use "File then Open as Layers" menu command or just take the file to a window and drop it there. The file w

The success of a system relies on the approach of building it. If development approach is right then system will work successfully. Figure below portrays a System Development Life

Q. Combined Parallel Work-sharing Constructs? Combined parallel work sharing constructs are shortcuts for specifying a work sharing construct nested instantaneously in a parall

Yes we can modify the color of sheet tabs. By right clicking on sheet tabs and you will get option change color but you didn't find any option to modify the font of sheet tabs.

Serial Execution Execution of a program serially, one statement at one instance of time. In the simplest case, that's what takes place on a one processor machine. But even mo

What is time out mechanism. If one unit is faulty the data transfer will not be done. Such an error can be detected using time out mechanism which makes an alarm if the data tr

What is write-back or copy-back protocol? For a write operation using this protocol during write-hit: the method is to update only the cache and to mark it as updated with an a