Direct mapped strategy, Computer Engineering

Determine the layout of the specified cache for a CPU that can address 1G x 32  of memory.  show the layout of the bits per cache location and the total number of locations. 

a) The cache have 64K x 32 of data and has the fully associative strategy

b) The cache have 64K x 32 of data and has the direct mapped strategy

 c) The cache have 64K x 32 of data and has the two-way set-associative strategy

Posted Date: 3/21/2013 2:29:11 AM | Location : United States







Related Discussions:- Direct mapped strategy, Assignment Help, Ask Question on Direct mapped strategy, Get Answer, Expert's Help, Direct mapped strategy Discussions

Write discussion on Direct mapped strategy
Your posts are moderated
Related Questions
Explain new services of  CPU Based Exchange. These new services are termed as supplementary services and several of the prominent ones are given below as:  Category 1:

With respect to security, which one is the better choice? .Net or J2EE? Explain? As per majority programmers .NET is the best one which have single vendor compare to, the

a) What command do you use to list all listening sockets? The output should also contain the name of the program to which the socket belongs.   b) Write the command to use to

Traffic Capacity is given by? Traffic Capacity = Switching capacity × Theoretical maximum load.

Characteristics of object oriented Modelling In object oriented modelling objects and their properties are explained. In any system, objects come into reality for playing some

Q. Explain about Microprocessors? Microprocessors have instruction sets ranging from 20 to several hundred instructions, known as microprograms, which are stored in ROM to init

Yes. It's available on Windows and uses TWAIN, and on GNU/Linux you constant have a choice among XSane and gnome-scan - both can be used as GIMP plug-ins.

What do you understand by Hit ratio? When a processor refers a data item from a cache, if the referenced item is in the cache, then such a reference is called hit. If the refer

What is double data rate SDRAM?  Double data rates SDRAM are those which can transfer data on both edges of the clock and their bandwidth is fundamentally doubled for long burs

What are the events done by the Kernel after a process is being swapped out from the main memory? When Kernel changes the process out of the primary memory, it performs the fol