Different models of computation-parallel algorithms, Computer Networking

There are various computational models for representing the parallel computers. In this part, we discuss various models. These models would give a platform for the designing as well as the analysis of the parallel algorithms.

Combinational Circuits

Combinational Circuit is one of the forms for parallel computers. In interconnection networks, many processors communicate with each other directly and do not need a shared memory in between. Mostly, combinational circuit (cc) is a connected arrangement of logic gates with a set of m input lines and a set of n output lines as given in Figure. The combinational circuits are mostly made up of various interconnected components arranged in the form called as stages as given in Figure.

587_Combinational circuit.png

                                                                          Combinational circuit

2413_Detailed combinational circuit.png

Detailed combinational circuit

It might be noted here that there is no feedback control employed in combinational circuits. There are a small number of terminologies followed in the context of combinational circuits such as fan in and fan out. Fan in indicates the number of input lines attached to each device and fan out indicates the number of output lines. In Figure , the fan in is 3 and fan out is also 3. The following parameters are used for analyzing a combinational circuit:

1)  Depth: It means that the total number of phases used in the combinational circuit starting from the input lines to the output lines. For example, in the depth are 4, as there are four different phases attached to a interconnection network. The other form of interpretation of depth can be that it represents the worst case time complexity of resolving a problem as input is given at the initial input lines and data is transmitted between various phases through the interconnection network and at the end reaches the output lines.

2) Width: It represents the total number of devices attached for a particular phase. For example in Figure, there are 4 components linked to the interconnection network. It means that the width is 4.

3)  Size: It represents the total count of devices used in the complete combinational circuit. For example, in Figure , the size of combinational circuit is 16 i.e. (width * depth).

Posted Date: 3/2/2013 6:31:57 AM | Location : United States

Related Discussions:- Different models of computation-parallel algorithms, Assignment Help, Ask Question on Different models of computation-parallel algorithms, Get Answer, Expert's Help, Different models of computation-parallel algorithms Discussions

Write discussion on Different models of computation-parallel algorithms
Your posts are moderated
Related Questions
Parallel Construct The syntax of the parallel construct is as follows: #pragma omp parallel [set of clauses]  where clause is one of the following:  structured-block if(sca

The client side building block moves towards the client side of the application. The server side building block moves towards the server side of the application.

What is Message Oriented Middleware (MOM)? Ans) MOM permits general purpose messages to be exchanged in a Client/Server system using message queues. Applications communicate ove

Gateway A gateway  is an internetwork  device which  joins different  network  protocols  together. It woods on all  seven  layers of OSI model. Gateways are also known as  pro

CONNECTION TO PACKET SWITCHES:  A packet switch many join to devices and to other packet switches. But the speeds are different in both parts. There are typically high-speed j

Q. Show Concept Of Permutation Network? In permutation interconnection networks the information transfer necessitates data transfer from input set of nodes to output set of nod

Give some examples of private network addresses. with a subnet mask of with subnet mask of with subnet mask of 255.2

What is VRC? It is the most common and least costly mechanism for Error Detection. In VRC, a parity bit is added to each data unit so that the total number of 1s becomes even f

You have been tasked with the job of designing the new network layout for R2I's new location. R2I has a fractional T1 line that enters the premises at Site B. You can use: 1