Define the parity with respect to serial communication, Electrical Engineering

Assignment Help:

With respect to serial communication define the parity.

Besides the synchronization given by the use of start and stop bits, an additional bit termed as a parity bit may optionally be transmitted with the data. Figure demonstrates the inclusion of an additional parity bit for error control reasons. A parity bit affords a small amount of error checking, to assist detect data corruption which might occur during transmission. You can select even parity, mark parity, odd parity, space parity or none whatever. When odd or even parity is being utilized, the numbers of marks (logical 1 bit) in all data byte are counted and a single bit is transmitted following the data bits to specify whether the number of 1 bit only sent is even or odd.

2237_serial communication.png

Framed data including a parity bit

For illustration, when even parity is selected, the parity bit is transmitted with a value of 0 while the number of preceding marks is an even number. But, for the binary value of 0110 0011 the parity bit would be 0. When even parity was in effect and the binary number 1101 0110 was sent, after that the parity bit would be 1.


Related Discussions:- Define the parity with respect to serial communication

Phase lead controller design and digital implementation, The arm of a hydra...

The arm of a hydraulic robot is controlled as shown in the block diagram below: The arm dynamics are represented by: Dynamic specification for the arm requires:

How 8255 programmable peripheral interface can operate, What are the differ...

What are the different modes in which 8255 Programmable Peripheral Interface (PPI) can operate? Twenty Four I/O lines in 38-bit port groups - A, B and C A and B can be

Illustrate working of application layer, Q. Illustrate working of Applicati...

Q. Illustrate working of Application Layer? As the highest layer in OSI reference model, application layer provides services to users of OSI environment. Layer

Working of closed cycle and open cycle brayton cycle, Give the layout of a ...

Give the layout of a modern steam power plant and illustrate it briefly. With the help of schematic diagrams illustrate the construction and basic working of closed cycle and op

Find the current through each resistor, For the circuit in figure, find the...

For the circuit in figure, find the current through each resistor.

Determine the current in the series circuit, Q. (a) Let a unit impulse of v...

Q. (a) Let a unit impulse of voltage v(t) = δ(t) be applied to a series combination of R = 20 and L = 10 mH. Determine the current i(t)in the series circuit. (b) Repeat (a) for

Block schematic diagram of ss7, Q. Block schematic diagram of SS7? Leve...

Q. Block schematic diagram of SS7? Levels are as below: Level 1: The Physical Layer Level 2: The Data Link Level Level 3: The signaling network level Level 4: The User Pa

Explain the test instruction, Explain the TEST instruction. TEST: The T...

Explain the TEST instruction. TEST: The TEST instruction executes the AND operation. The difference is as the AND instruction changes the destination operand, whereas the TEST

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd