Define the gauss seidel method, Electrical Engineering

Assignment Help:

Define the Gauss Seidel Method

The Gauss-Seidel method is an iterative method in which the voltage of each node is calculated in turn using the most up to date voltages for the other nodes. The voltage calculated is that which gives the correct solution for the node considered, based upon the data specified and the previously calculated voltages of the other nodes. The method is equally applicable to both a.c. and d.c. circuits.

Consider the three busbar system shown in Figure.

Using Nodal analysis, the current fed into each bus is given as:

 I1  =  Y11 V1 + Y12 V2 + Y13 V3             

 I2  =  Y21 V1 + Y22 V2 + Y23 V3     

 I3  =  Y31 V1 + Y32 V2 + Y33 V3             

or,  in matrix form,

  [I] = [Y] [V]

where Ynn is node n self admittance (sum of all the admittances connected to node n).

 Ynm is the mutual admittance between nodes n and m (sum of the admittances connecting node n to node m)

Note that:  (i) all mutual admittance terms have a negative sign,

  (ii) all injected currents are positive.

1148_Define the Gauss Seidel Method 1.png

Recalling that  S  =  P + j Q  =  V I *

14_Define the Gauss Seidel Method 2.png

In general, for an n busbar system, the current fed into busbar k is given as:

662_Define the Gauss Seidel Method 3.png

Therefore, the voltage at busbar k is given as:

352_Define the Gauss Seidel Method 4.png

Where Vk and Vi are the voltages at nodes 'k' and 'i', respectively,

  Ykk  is node 'k' self admittance,

Yki   is the mutual admittance between nodes 'k' and 'i',

 Pk - jQk  is the total power flowing into node 'k'.


Related Discussions:- Define the gauss seidel method

Explain working of encoders, Explain working of Encoders? Encoding is t...

Explain working of Encoders? Encoding is the process of forming an encoded representation of a set of inputs, and it is the converse of the decoding operation. An encoder is a

Which interrupt has the highest priority, TRAP has the maximum priority ...

TRAP has the maximum priority There are 2 types of interrupts external and internal. NMI has highest priority between all external interrupts,TRAP has highest priority between

Calculate the power required from power plant, You will develop a simulatio...

You will develop a simulation that will consist of the following five components: Controller: This script component controls the simulation. It shall permit the user to: 1. C

Need for software defined radio, Since past few decades, telecommunication ...

Since past few decades, telecommunication systems are continuously evolving from 2G to 3G to 4G etc. This has resulted in multiple technologies and many types of receivers which do

What are the basic modes of operation of 8255, What are the basic modes of ...

What are the basic modes of operation of 8255? There are two basic modes of operation of 8255, viz. 1. I/O mode. 3. BSR mode. In I/O mode, the 8255 ports work as progr

Determine about the satellite navigation, Determine about the satellite nav...

Determine about the satellite navigation In motor vehicles system is known as satellite navigation (sat nav). On board computer contains pre-stored road maps. Vehicle's exact

Find the real and reactive powers per phase, Q. A 345-kV, 60-Hz, three-phas...

Q. A 345-kV, 60-Hz, three-phase transmission line delivers 600 MVA at 0.866 power factor lagging to a three-phase load connected to its receiving- end terminals. Assuming that the

Conditions in which rc circuit behaves as differentiator, Q. Explain the co...

Q. Explain the conditions under which an RC circuit behaves as Differentiator Differentiator is a circuit in which the output voltage is directly proportional to the derivative

Working of a negative clamping circuit, Q. Draw and explain the working of ...

Q. Draw and explain the working of a negative clamping circuit. The clamping network shown above is a negative clamping circuit that will clamp the input signal to a negative d

Sr flip flop - introduction to microprocessors , SR Flip Flop The SR  f...

SR Flip Flop The SR  flip  flop is an arrangement  of logic gates that maintain astable output even after  the  input  are turned off.  It has  two  inputs namely  SET input (S

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd