Define Serial In - Serial Out Shift Registers?

An essential four-bit shift register can be constructed using four D flip-flops. The register is the first cleared forcing all four outputs to zero the input data is then applied sequentially to the D input of the first flip-flop on the left (FF0). All through each clock pulse one bit is transmitted from left to right. Suppose a data word to be 1001. The least significant bit (LSB) of the data has to be shifted through the register from FF0 to FF3.

In order to obtain the data out of the register they must be shifted out serially. This can be done non-destructively or destructively for destructive readout the original data is lost and at the end of the read cycle all flip-flops are reset to zero.

To evade the loss of data an arrangement for a non-destructive reading can be done by adding two AND gates an OR gate and an inverter to the system and the construction of this circuit is shown below.

The data is loaded to a register when the control line is HIGH (that is WRITE). The data is able to be shifted out of the register when the control line is LOW (that is READ).

Posted Date: 6/12/2013 4:01:45 AM | Location : United States

Ask an Expert

Related Discussions:- Define serial in - serial out shift registers, Assignment Help, Ask Question on Define serial in - serial out shift registers, Get Answer, Expert's Help, Define serial in - serial out shift registers Discussions

Write discussion on Define serial in - serial out shift registers
Your posts are moderated

Write your message here..

Related Questions

Analysis of frequency response with pspice and probe, Analysis of Frequency... Analysis of Frequency Response with PSpice and PROBE PSpice can readily accomplish the circuit analysis as a function of frequency, and PROBE can display Bode plots for magnitu

Show crystal - oscillator circuits, Q. Show Crystal - Oscillator Circuits? ... Q. Show Crystal - Oscillator Circuits? The simplest crystal-oscillator circuit is shown in Fig. 6-2A. An equivalent circuit is shown in Fig. 6-2B., where C4 represents the grid

Explain rs422a standard, Explain RS422A standard. RS422A: 1.  Date... Explain RS422A standard. RS422A: 1.  Date Rate: 10 Mbits per second 2.  Driving capability up to 4000ft and 10 receivers 3.  This is Differential standard that is- a

Operational amplifier, op amp as bootstrap ramp generator op amp as bootstrap ramp generator

How many wavelengths long is the line, Q. A transmission line with a dielec... Q. A transmission line with a dielectric (εr = 3.5) is 100 m long. At a frequency of 10 GHz, how many wavelengths long is the line?

Illustrate working of differential amplifier, Q. Illustrate working of Diff... Q. Illustrate working of Differential Amplifier? Figure shows a weighted differencing amplifier, where "weighted" refers to the fact that the output voltage has the form v o =

Explain graphics adapters, Explain graphics adapters. Video card conve... Explain graphics adapters. Video card converts digital output by the computer in an analog video signal and sends the signal by a cable to the monitor also termed as a graphic

Fereday law.., what does actually feredy law wants to proof. what does actually feredy law wants to proof.

Single phase full wave controlled rectifier , Single Phase Full Wave Contro... Single Phase Full Wave Controlled rectifier The single  phase  half  wave controlled  rectifier  produce only one pulse  of load  current  during  one cycle  of supply voltage

Decimation in time., examples problems for decimation in time examples problems for decimation in time