De multiplexing address data bus, Electrical Engineering

De multiplexing Address Data Bus (AD7- AD0)

As it is already discussed that  lower  order address bus (A7- A0)  is multiplexed  with data bus (D7- D0). Hence  pins for  these two  things  are denoted by (AD7- AD0). Microprocessor provides address during  earlier part of  the operation on  these  pins. Then  provides  data on the same pin during  later part of the  operations  ( see  timing  diagram also in chapter7).

ALE  ( Address  Latch Enable )  signal is used to de multiplex  these  address data bus.

ALE   goes high  during  earlier part of the operation  which  enable the  latch (see fig) when  the latch ( 74LS373) is  enabled  the address  supplied by  the microprocessor is  available  on the order  side for  the latch  on the low order address bus.  The high  order address is always available on  A15 - A8 line which  are dedicated for high order address only. In  this way  complete  address is available line  the address  bus (A15 - A0) which  will memory address is  located on the primary memory  of the microprocessor. Once  the  memory  address is located ALE goes low  which  disables the  latch  hence blocks the bits  available  on multiplexed lines(AD7 -AD0) which  may flow  from microprocessor  to memory  ( or I/ O) or vice  versa.

Posted Date: 4/4/2013 3:49:17 AM | Location : United States

Related Discussions:- De multiplexing address data bus, Assignment Help, Ask Question on De multiplexing address data bus, Get Answer, Expert's Help, De multiplexing address data bus Discussions

Write discussion on De multiplexing address data bus
Your posts are moderated
Related Questions
Q. A dc shunt machine has an armature winding resistance of 0.12  and a shunt-?eld winding resistance of 50 . The machine may be run on 250-V mains as either a generator or a mot

The upper end of a hanging chain is fixed whereas the lower end is attached to a mass M. The (massless) links of the chain are ellipses with major axes and minor axes l+a and l-

Thyristor  Terminology The followings  terms are used in SCR  specifications: Latching current : The  latching  current is  the value of on stat e current  required  to mai

What do you mean by Bezier curve? Shown B0 (1,1), B1 (2,3), B2 (4,3), B3 (3,1) the vertices of Bezier polygon, calculate seven points on Bezier curve. Write in brief the differe

why armature lamination notched in outer periphery

Revenue Loss Due to Loss of Opportunity to Serve The revenue loss because of "loss of opportunity to serve" is a extremely relevant but less visible aspect of revenue loss. Gu

Field effect transistor: Primarily difference between bit and jet is that bit transistor is a current controlled device while jet is a voltage controlled device.  Is a direct

Q. Consider a 1-bit version of the digital comparator shown in Figure. Note that the operation of this circuit is such that whichever output is 1 gives the desired magnitude compar

What Is the Concept of Dual beam CRO ?

The single phase alternator   The underlined italicised terms in the following text identifies terms that you should understand and remember. The simple two pole generator