Data transmission in bus topology, Electrical Engineering

Assignment Help:

Q. Data transmission in Bus Topology ?

Bus Topology:This topology shares a single path or link way among all users. This common single path way is called bus. In this topology, link serves as a high way for all data signals and users connect on to the bus at their node location. In bus configurations, network control isn't centralized to a particular node. Here control is distributed among all nodes connected to the LAN. Data transmission on a bus network is generally in the form of small packets comprising user addresses and data. When one user/node desires to transmit data to another station, it monitors bus to determine if it's currently being used. If no other nodes/users are communicating over the network, monitoring node/user can start to transmit its data. Every node should monitor all transmission on the network and determine which are intended for them.


Related Discussions:- Data transmission in bus topology

Define the objectives of load flow analysis, Define the Objectives of Load ...

Define the Objectives of Load Flow Analysis The objectives of load flow analysis are: (i) To analyse an existing power system, future expansion or a new power system plan.

Explain cascading of multiple pics 8259, Explain cascading of multiple PICS...

Explain cascading of multiple PICS 8259.  The 8259A adds 8 vectored priority encoded interrupts to the microprocessor. It can be expanded to 64 interrupt requests by using one

Three phase power measurement, what is the relationship between the inducta...

what is the relationship between the inductance, capacitance and resistance in the 2-wattmeter experiment?

Explain phase-shift keying, Q. Explain phase-shift keying? In PSK, the ...

Q. Explain phase-shift keying? In PSK, the phase angle of a carrier is keyed between two values. When the values are separated by π radians, it is known as phase-reversal keyin

Find out the output if resistance, Q. The input to the differentiator circu...

Q. The input to the differentiator circuit is a sinusoidal voltage of peak value 5mv and frequency 1kHZ. find out the output if R=100K and C=10^-6F Solution. The equation

Wireless and communication, With a maximum excess delay of and a chip durat...

With a maximum excess delay of and a chip duration of , the multipath components fall in delay bins. This means that we experience leakage of energy between chips and the channel i

Explain medium length lines, Explain Medium length lines? Medium length...

Explain Medium length lines? Medium length lines cover lines in the range of 50 to 150 miles (80 to 240 km). Due to the increased length of the line, the shunt capacitance of t

Determine the expected voltage levels at the output, The subsequent voltage...

The subsequent voltage-source multiplying DAC is to be utilized to convert the digital data stream "11" and "01" to an analog signal.  It has 2-bit inputs and hence is capable of c

What is maximum memory size that can be addressed by 8086, What is the maxi...

What is the maximum memory size that can be addressed by 8086? In 8086, an memory location is addressed by 20 bit address and the address bus is 20 bit address and the address

THE THEORY, I WANT TO KNOW WHAT IS THE THORY OF PLOTTING V-I CHARACTERISTIC...

I WANT TO KNOW WHAT IS THE THORY OF PLOTTING V-I CHARACTERISTIC CURVE OF SILICON DIODE ???

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd