D flip-flop - latch or delay element, Electrical Engineering

Q. D flip-flop - latch or delay element?

The symbol for the clocked D flip-flop is shown in Figure (a), in which the two output terminals Q and ¯ Q behave just as in the SRFF, and the input terminals are D and Ck (clock). The term clocked flip-flop indicates that this device cannot change its state (i.e., Q cannot change) unless a specific change instruction is given through the clock (Ck) input. The value of Q after the change instruction is equal to the value of D at the time the change instruction is received. The value of Q before the change instruction does not matter. Figure 6.1.20(b) illustrates the values taken by Q after the change instruction for various inputs D and prior values of Q. While there are several variations of the device, in the rising-edge triggered flip-flop a change instruction is effected whenever the Ck input makes a change from 0 to 1. Note that only a positive-going transition of Ck is a change instruction, and a constant Ck input is not a change instruction.

Note that flip-flops have propagation delay, whichmeans that there is a small delay (about 20 ns) between the change instruction and the time Q actually changes. The value of D that matters is its value when the change instruction is received, not its value at the later time when Q changes.

55_D flip-flop - latch or delay element.png

A convenient means of describing the series of transitions that occur as the signals set to the flip-flop input change is the timing diagram. A timing diagram depicts inputs and outputs (as a function of time) of the flip-flop (or any other logic device) showing the transitions that occur over time. The timing diagram thus provides a convenient visual representation of the evolution of the state of the flip-flop. However, the transitions can also be represented in tabular form.

Like logic blocks, flip-flops appear almost exclusively in IC form, and are more likely to be found in LSI and VLSI form. A very important application is in computer memories, in which a typical 256k RAM (random access memory) consists of about 256,000 flip-flops in a single IC.

Posted Date: 6/24/2013 3:23:11 AM | Location : United States







Related Discussions:- D flip-flop - latch or delay element, Assignment Help, Ask Question on D flip-flop - latch or delay element, Get Answer, Expert's Help, D flip-flop - latch or delay element Discussions

Write discussion on D flip-flop - latch or delay element
Your posts are moderated
Related Questions
Q. Sampled-data and digital control systems? These differ fromthe continuous-data systems in that the signals at one or more points of the system are in the form of either a pu

Q. Two stations (using identical antennas, with diameters of 50λ and aperture ef?ciencies of 0.6 at 35 GHz) are separated by 30 km. With negligible antenna losses, antenna connecti

Q. In a differentiating circuit, R=10 kW,and C=2.2μF.If the input voltage goes from 0V to 10 V at a constant rate in 0.4s, determine the output voltage. Solution: e 0 =

a) In the United States, the Federal Communications Commission (FCC) is charged with the regulation of radio and wire communication (FCC part 15). It basically sets limits on the

(1) An argon ion laser, emitting light at a wavelength of 488nm with a beam divergence of 150 firad, is used to illuminate the moon. (i) Assuming the earth-to-moon distance is 3

Question a) Explain, with the aid of diagrams, the differences between the Princeton and Harvard microprocessor architectures. b) Describe why the principle of locality of r

A zipper has N links every link has a state in which it is closed with energy 0 and a state in which it is open with energy 0 We require that the zipper only unzip from one side (s

when i/p voltg is grater than battery diode is clse or open

Q. A 60-Hz, 440-V, three-phase system feeds two balanced wye-connected loads in parallel. One load has a per-phase impedance of 8 + j3  and the other 4 - j1 . Compute the real po

Draw an electrical relay diagram rung showing a N/O contact of CR1(coil) in series witha N/C contact of CR2(Coil), operating a lamp L1. A delay-on (TON) relay has a preset of 5.