Cross section of nmos with channel formed: on state, Electrical Engineering

Cross Section of NMOS with Channel Formed: ON state

A metal-oxide-semiconductor field-effect transistor (MOSFET) is based upon the modulation of charge concentration through a MOS capacitance in between a body electrode and a gate electrode situated above the body and insulated from all another device regions by a gate dielectric layer that in the case of a MOSFET (metal-oxide-semiconductor field-effect transistor) is an oxide, like silicon dioxide. If dielectrics other than an oxide like silicon dioxide (often considered to as oxide) are used the device might be referred to as a metal-insulator-semiconductor FET (MISFET). As Compared to the MOS capacitor, the MOSFET involves two additional terminals (source and drain), each one of them are connected to individual highly doped regions which are separated by the body region. These regions can be either p or n type, but they have to be both be of similar type, and of opposite type to the body region. The source and drain (not like the body) are highly doped as signified by a '+' sign after the type of doping.

If the MOSFET is an n-channel or nMOS FET, after that the source and drain are 'n+' regions and the body is a 'p' region. As explained above, with sufficient gate voltage, holes from the body are driven away from the gate, making an inversion layer or n-channel at the interface in between the p region and the oxide. This conducting channel extends among the source and the drain, and current is conducted via it while a voltage is applied between source and drain.

For gate voltages less than the threshold value, the channel is lightly populated, and just only an extremely small sub threshold leakage current can flow in between the source and the drain.

If the MOSFET is a p-channel or PMOS FET, after that the source and drain are 'p+' regions and the body is a 'n' region. While a negative gate-source voltage (positive source-gate) is applied, it makes a p-channel at the surface of the n region, analogous to the n-channel case, but along with opposite polarities of charges and voltages. While a voltage less negative than as compared to the threshold value (a negative voltage for p-channel) is applied in between gate and source, the channel disappears and just only a very small sub threshold current can flow in between the source and the drain.

The source is so named since it is the source of the charge carriers (electrons for n-channel, holes for p-channel) which flow through the channel; likewise, the drain is where the charge carriers leave the channel.

The device may have Silicon on Insulator (SOI) device where a Buried Oxide (BOX) is formed below a thin semiconductor layer. If the channel region in between the gate dielectric and a Buried Oxide (BOX) region is extremely thin, the very thin channel region is considered to as an Ultra Thin Channel (UTC) region along with the source and drain regions formed on either side thereof in and/or above the thin semiconductor layer. On the other hand, the device may have a Semi conductor On Insulator (SEMOI) device in which semiconductors other than silicon are used. Several alternative semiconductor materials may be used. While the source and drain regions are made above the channel in whole or in part, they are referred to as Raised Source/Drain (RSD) regions.

Posted Date: 1/11/2013 1:16:32 AM | Location : United States

Related Discussions:- Cross section of nmos with channel formed: on state, Assignment Help, Ask Question on Cross section of nmos with channel formed: on state, Get Answer, Expert's Help, Cross section of nmos with channel formed: on state Discussions

Write discussion on Cross section of nmos with channel formed: on state
Your posts are moderated
Related Questions
There is a requirement to propose a new ASIC design flow within your company, from VHDL design capture through to GDSII tape out.  It is very important that the flow includes all t

Serial Input output Ports For serial  input  and output  there are  two pins  in 8085 microprocessor

OUT Output Instruction This instruction is used  send data byte  stored in the accumulator  to the  output  port  whose  address  specified in the instruction. The instruction

Auxiliary Carry Fla - Registers If carry  is generated  from D 3   to D 4 in the accumulator after any arithmetical or logical  operations. Auxiliary  carry flag (AC) is set

Q. Explain about Floating Point Numbers? The IEEE Standard 754 floating point is the most common representation today for real numbers on computers. There are numerous ways

Practical application of rc coupled amplifer

Q. Fixed Voltage Regulators ? Positive voltage regulator series with seven voltage options - IC 7800 Series  The 7800 series consists of three - terminal positive volta

Determine self inductance of coil: A flux of 0.5 m Wb is generated by coil A of 600 turns wound on a ring with a current of 2 A in it. Determine (a) self inductance of coil A,

Explain Dual Slope ADCs Dual slope ADCs make use of a capacitor connected to a reference voltage. The capacitor voltage begins at zero and is charged for a set time through the

Mesh analysis procedure : 1.  Assign a distinct current to every closed loop of the network. 2.  Apply KVL around every closed loop of the network. 3.  Solve the resulting