Concurrently read exclusively write (crew), Computer Networking

This  is one of the models based on PRAM. In this, the processors access the memory location parallel for reading while exclusively for writing operations. In the algorithm which uses CREW model of computation and n2 number of processors have been attached in the type of a two dimensional array of size n x n.

Algorithm Matrix Multiplication using CREW

Input// Two Matrices M1 and M2

For I=1 to n            //Operation executed in PARALLEL

For j=1 to n     //Operation executed in PARALLEL

{

Oij = 0;

For k=1 to n

Oij = Oij + M1ik * M2kj

End For

}

End For

End For

The complexity of CREW based algorithm is O (n).

Posted Date: 3/2/2013 6:55:35 AM | Location : United States







Related Discussions:- Concurrently read exclusively write (crew), Assignment Help, Ask Question on Concurrently read exclusively write (crew), Get Answer, Expert's Help, Concurrently read exclusively write (crew) Discussions

Write discussion on Concurrently read exclusively write (crew)
Your posts are moderated
Related Questions

Normal 0 false false false EN-IN X-NONE X-NONE MicrosoftInternetExplorer4

If a data packet switch has a queue of data packets waiting when a new packet reach. The new packet will be located on the whole queue and will have to wait while the switch forwar

Message passing is probably the most extensively used parallel programming paradigm today. It is the mainly natural, portable and efficient approach for distributed memory systems.

Assign switch ports to VLANs. Refer to the port assignment table at the starting of the lab to assign ports to the VLANs. Use the interface range command to make simpler this

Data Distribution Data distribution directives tell the compiler how the program data is to be distributed between the memory areas associated with a set of processors. The log

Prepare the Network Step 1: Cable a network that is similar to the one in the topology diagram.  You can use any current switch in your lab as long as it has the needed inte


Describe what is meant by Asymmetric Multiprocessing (AMP)? Ans) It imposses hierarchy and a division of labour between processors. Only one designated processor, the master, co

a)  What does the "CD" mean in the CSMA/CD? How is it implemented in the Ethernet?   b)  Consider an Ethernet hub with 8 ports and an Ethernet switch with 8 ports. In both cases